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Abstract
The use of diode detectors for power measurement and AM demodulation is not a new
subject. The design and characterization of optimum diode detectors can, however,
always be improved. In this thesis a step-by-step design procedure IS presented for the
design of various diode detectors. The design itself is not a complex task, but the success
of the results depends on the characterization of both the detector and the diode. A
method to extract optimized diode models from DC and small signal measurements are
presented. Analyzing the detector circuit with the harmonic balance technique does the
characterization of the detector. These results can be used to create an error-correcting
algorithm to compensate for the non-linear behavior of diode detectors and to improve
the dynamic range and sensitivity of the design.
Opsomming
Die gebruik van diode detektors vir drywingmetings en AM demodulasie is nie 'n nuwe
begrip nie. Die ontwerp en karakterisering van optimum diode detektors kan egter altyd
verbeter word. 'n Stap-vir-stap prosedure word in hierdie tesis beskryf waarvolgens
verskeie detektors ontwerp kan word. Die ontwerp, op sig self, is nie 'n ingewikkelde
proses nie, maar die sukses van die detektor hang af van die karakterisering van beide die
detektor en die diode. 'n Metode om diode modelle vanuit GS- en kleinseinmetings te
onttrek word bespreek. Die karakterisering van die detektor word gedoen deur die baan
met die harmonieke balans metode op te los. Hierdie resultate kan gebruik word om 'n
algoritme te skep wat kompenseer vir die nie-lineêre gedrag van die detektor. Die
dinamiese bereik en sensitiwiteit van die ontwerp kan sodoende verbeter word.
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Chapter 1
1 Introduction
When diode detectors are under discussion, the subject of the non-linear behavior of
semiconductors must receive good attention. The semiconductors can be restricted to
diodes, and more specifically Schottky diodes, for this thesis.
The strive for linear responses, or at least a response that can be described
mathematically, forces the need for a precise analysis of the device in discussion. In our
case the device is the diode detector. To take this statement further: In order to do a
precise analysis of diode detectors, the diodes must be accurately characterized. These
two subjects form the basis of discussion in this thesis. It is just not good enough to
discuss the design of diode detectors for specific applications, without presenting a
technique by which its response can be linearised or predicted.
When the response of a diode detector is discussed, there are three performance
parameters that are referred to. The first is the response of the voltage detected by the
diode detector over varying input power, secondly its response over varying frequency
and thirdly for temperature variance.
The aim of the thesis is to present techniques for designing diode detectors up to X-band.
Techniques will also be presented for characterizing Schottky diodes over the frequency
band it is needed for. The harmonic balance technique, as one method towards describing
detector's responses, is implemented. This technique is the first step towards creating an
error-correcting algorithm to linearise a detector's response.
The path through this thesis is:
1.1 Microwave diodes
The subject on microwave diodes is a widely discussed topic. The variety of diodes on
the market today makes it difficult in deciding what diode to use when. In chapter 2 the
subject is discussed theoretically and a few suggestions are made on how to choose the
correct diode for an application. The emphasis is laid on detector diodes, which is the
subject of discussion, in this thesis. Schottky, PIN, tunnel, Gunn, varactor and IMPATT
diodes are under discussion. Schottky diodes, however, excel in the use in detector
applications and receive extensive attention.
The small and large signal model of the Schottky diode is used throughout this thesis as a
building block for detector design. The importance and reason for the presence of each
parameter is underlined, to clarify the behavior of diodes under various conditions.
Stellenbosch University http://scholar.sun.ac.za
1.2 Schottky Barrier Diode detectors
If the decision is made on what diode to use, the next step towards the design of detectors
is to describe and understand the behavior of the detector circuit (the diode is included in
this circuit). In order to do this, there must be decided on a detector topology. The
application of the detector is the important player in making this decision. The detector
circuit and different topologies are discussed and motivated in chapter 2.
The performance characteristics of the diodes used and procedures to get maximum
performance out of them are also discussed. These performance characteristics, expressed
in mathematical terms, form the basis of the design procedures and equations presented in
chapter 6.
The behavior of detectors under various conditions, for example temperature and high
frequency, are also examined to find ways to analyze or compensate for unwanted
effects.
1.3 The Characterization of Diodes
Without the proper characterization of the diodes in use, results will be inaccurate. In
order to design an optimum detector and also to do an accurate analysis of the circuit,
characterization is important.
Techniques to extract the Schottky diode model from DC and small signal measurements
are presented. A de-embedding technique, as well as an optimization algorithm, is
discussed by which an optimized model can be extracted.
The extraction of the models for the diodes used in this thesis is done over the frequency
band it is needed for. These models are extracted for different biasing levels and are used
in the design examples discussed in chapter 6.
1.4 The Design of Matching Circuits
Maximum performance can only be obtained from a detector if it is properly matched to
the source.
Narrowband, wideband and resistive matching techniques are presented in the form of
matching algorithms. The matching is done with the addition of transmission lines and
short circuit stubs to the detector circuit.
The relationship between the sensitivity of a detector and the VSWR are also discussed to
get an understanding of the dependence of these characteristics on each other.
2
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1.5 The Design of Diode Detectors
With the above-mentioned results and techniques, it is possible to develop an algorithm
to design diode detectors. In chapter 6 the design is discussed step-by- step.
User inter-action is, however, still necessary to reach the design specifications. Three
different types of detector designs are discussed, namely small signal detectors with
maximum sensitivity, small signal detectors with maximum bandwidth and large signal
detectors. '
Practical design examples are presented for later analysis and measurements in chapter 8.
1.6 Analysis Algorithms
The last step in the detector design procedure is to analyze the designed detector circuit.
The techniques and algorithms to do this analysis are discussed in chapter 7.
The first technique is the Ritz-Galerkin method, by which the response of the detector is
calculated by the summation of Bessel functions. A more proper analysis technique, the
harmonic balance method, is also discussed. The implementation of these techniques is
discussed in detail, but the application to the design examples are discussed in chapter 8.
These two techniques can be used to implement a computer-based error-correcting
algorithm for diode detectors.
1.7 Simulated Results and Measurements
To verify all the design examples and analysis techniques, it is necessary to compare
simulations with other simulation packages as well as with practical measurements.
Various plots are presented to report on the success of all the above mentioned techniques
in chapter 8.
3
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Chapter 2
2 Microwave Diodes
Microwave diodes are among the most versatile components in use today - they mix,
detect, amplify, oscillate, attenuate, switch, multiply, limit, and shift phase. One will be
hard pressed to find any other single type of component that could accomplish all of these
functions.
Different kinds of microwave diodes are discussed in this chapter together with their
applications and electrical representations. At the end of this chapter a few diodes are
selected that will be used in the design examples. The reasons for selecting these diodes
are also explained in the following two chapters.
2.1 Schottky Diodes
The Schottky-barrier (or hot carrier) type is a majority carrier - its conduction is by
means of a predominant carrier (in this case, electrons, although p-type silicon has holes
for majority carriers). The energy, or Schottky barrier exists at the metal to
semiconductor interface because of the difference in the work functions of the two
materials. The barrier is unaffected by a reverse-bias, but is decreased by a forward bias.
This is a familiar characteristic of a rectifying diode. Therefore, when the device is
forward biased, the majority carriers can be easily injected from the semiconductor
material into the metal, where the energy level is now much higher. Once in the metal,
the majority carrier gives up this excess energy in a very short time, after which they
become a part of the free electrons of the metal. When reverse biased, the energy level of
the barrier is too high for the electrons to overcome and the device does not conduct.
These characteristics indicate the Schottky-barrier's potential for being very efficient
high frequency mixers and detectors.
Although there is little difference in the theory of operation of both point contact and
Schottky-barrier diodes, they differ in the manner by which the rectifying junction is
formed. The point contact junction is realized by the pressure contact of a metal whisker
against the semiconductor material, establishing a metal-semiconductor rectifying barrier.
Instead of the pressure contact, the Schottky-barrier diode has its rectifying barrier
formed by a metal contact deposited on the silicon epitaxial layer. This technique
achieves a near ideal metal to semiconductor interface. The use of a conductive pad
above the junction allows the whisker wire to be thermal-compression bonded, thus
eliminating the need for a pressure contact while increasing the mechanical reliability of
the device.
To obtain a diode that approaches the ideal junction conversion loss it is necessary to
minimize the loss factors Rs, Cj and L; The metallic junction (Rj) is shunted by the
barrier capacitances. The series resistance (Rs) is a result of the bulk resistivity of the
heavily doped silicon substrate. Ls is the inductance of the gold whisker wire that is
bonded to the metallized area over the junction and C, is the case capacitance.
4
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Cp
Figure 2-1 The Schottky diode model
Two parameters limit the flow of energy to the barrier. Power can be dissipated in R, and
shorted across the barrier by Cj; however, minimizing both parameters can reduce this
dispersion. The RF mismatch caused by Ls and C, can be eliminated by external
matching circuitry. However, it is important to minimize Ls both for its effect on
operating bandwidth and on conversion loss. So when looking for a Schottky diode the
important things to remember are that R; Cj an L, should always be as low as possible.
Two common but very important applications for the Schottky diode are as mixers and
detectors.
Detectors are essentially low sensitivity receivers that function on the basis of direct
rectification of the RF signal through the use of a non-linear resistive element - the
Schottky diode. Generally detectors can be classified into two distinct types; the small
signal type, also known as square-law detectors; and the large signal type, either linear or
peak detectors.
The former operation is dependent on the slope and curvature of the I-V characteristic
(current-voltage) of the diode in the neighborhood of the bias point. The output of the
detector is proportional to the power input to the diode, that is, the output voltage (or
current) is proportional to the square of the input voltage.
The large-signal detector operation is dependent on the slope of the I-V characteristic in
the linear portion, consequently the diode functions essentially as a switch. In large signal
detection, the diode conducts over a portion of the input cycle, and the output current of
the diode follows the peaks of the input signal waveform with a linear relationship
between the output current and the input voltage.
It can be seen how the characteristics of the Schottky-barrier diode can be used to provide
low conversion loss mixers and very efficient detectors. They are far superior to the old
point contact diode and can be used in these applications through X-band.
5
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2.2 PIN Diodes
The PIN diode is distinguished from the normal p-n junction type by an area called an
intrinsic region, sandwiched between the p-doped and n-doped silicon layers. (Doping is
the term used to describe the addition of impurities to a semiconductor material to
increase conduction). The intrinsic layer has almost no doping and is consequently a very
high resistance. When forward biased is applied across the diode, the conductivity of the
layer is increased, creating an electrically variable resistor at microwave frequencies. As
the bias current is increased the resistance of the diode decreases, making the PIN diode
ideal for use as a variable attenuator.
The parameters that characterize a PIN diode are VB, Cj, Rs, 'tL and Sj. The voltage
breakdown (VB) is controlled by the width of the intrinsic layer and directly limits the RF
voltage swing that may be applied to the device. Cj is the junction capacitance in the fully
depleted state. For most PIN diodes 50 V is enough to fully deplete the intrinsic layer.
The capacitance is chosen to be a value compatible with the circuit in which the device is
to be used. The device area for a fixed voltage breakdown controls Cj. R, is the total RF
resistance of the device. R, is usually measured at a frequency of 1 GHz unless otherwise
specified. Carrier lifetime ('tL) influences the resistance of the intrinsic layer and the
switching properties of the diode. The thermal resistance (Sj) indicates the continuous
wave power-handling capability of a PIN diode.
Because of the unique properties of the PIN diode, it may be used in the following
applications:
• Voltage or current controlled attenuators
• Modulators
• Low and high power switches
• Phase shifters
• Limiters (passive and active)
The basic small signal equivalent circuit of the PIN diode as used in circuit analysis is
shown in Fig. 2-2. The circuit consists of an inductance (Ls) in series with R, and Cj. The
inductance is due to the ribbon or wire used to connect the PIN chip. A parasitic
capacitance (Cp) caused by the package in which the diode is mounted, shunts both the
elements of the chip and the inductance. Another parasitic capacitance, (Cf), found
between the contact ribbon or wire and the chip mounting surface that shunts the active
part of the PIN chips, has been omitted since its value is very small.
Ri Cd
OE~-e~7J~
Ci Cj Cp Cp
Pin diode chip eauivalent networl< Reverse biased condition Forward biased condition
Figure 2-2 The PIN Diode Equivalent Circuits
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2.3 Tunnel Diodes
The tunnel diode is a pn junction device with a very high doping on both sides of the
junction. The tunnel diode differs from the pn junction diode primarily because of its
high dopinj level. The impurity level in microwave pn junction diodes is in the range of
1016 to to' atoms/cubic centimeters, while values of 1019 atoms/cubic centimeters are
quite common for the tunnel diode. In electrical specifications, the tunnel diode is highly
conductive near zero bias, whereas the pn junction signal diode does not start conducting
until it is forward biased to 0.6 volts.
R ILI I .I II I
I I
1_1 v
Figuré 2-3 Two characterization curves of tunnel diodes
Fig. 2-3 shows the two curves that characterize tunnel diodes. On top is the I-V curve
(current vs. voltage); at the bottom is the R-V (resistance vs. voltage). Two important
points concerning these curves should be defined. The first is RM (minimum negative
resistance), which is the terminal minimum negative resistance that occurs at the
inflection point on the I-V curve. Measurement of this value is made at a low frequency
so the reactive component present can be neglected. The second point is RN (negative
resistance at a minimum K). The value K (noise constant) is a term dependent on
temperature, diode current, junction resistance and diode voltage at which the
measurement is made. The normal operating point for tunnel diode amplifiers is in the
region of RN and is defined as the value of negative resistance at minimum K. The noise
constant does not vary rapidly with junction resistance in this region, so the exact
operating point is usually determined by linearity and gain requirements. Values of RM
vary from 35 to 70 n depending on the value of I, used. Values of Rs, can range from 40
to the neighborhood of 120 n, once again, depending on lp.
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The package capacitance is a function of the package type. Specified values are average
values for the specific type of package. In high frequency diodes, the junction
capacitance is often much less than the package capacitance.
The effect of series inductance is somewhat dependent upon the diode mounting in the
microwave circuit. The values specified are average values for diodes mounted in series
with the center conductor of a coaxial transmission line.
The junction resistance is the dynamic resistance of the diode junction. It varies from
almost zero where the diode is heavily back-biased, to infinity at the valley current point.
It is also approximately zero when the diode is biased heavily in the forward direction.
The series resistance is a combination of contact resistance and spreading resistance,
determined by pulsing the diode far into the forward region (where the junction resistance
is very low), measuring the incremental resistance with a small sampling pulse on top of
the biasing pulse.
Measuring the total capacitance with the diode biased at the valley voltage, then
subtracting the package capacitance determines the junction capacitance.
The main applications of tunnel diodes are as amplifiers and oscillators. Tunnel diode
amplifiers are lightweight, inexpensive, ultra-low noise components that are useful in the
front end of receivers to improve the sensitivity of communications systems. Since tunnel
diodes are free from transit time effects, they are a logical choice for use as high
frequency microwave oscillators.
2.4 Varactor Diodes
Considerable controversy exists as to why a varactor is capable of frequency
multiplication. Step-recovery, abrupt-junction and punch-through are terms being used.
The difference in these terms is simply the behavior of the junction capacitance (Cj) as a
function of bias voltage.
The step-recovery theory states that as a diode is driven towards forward conduction by
the first half cycle of the input signal, it stores a very large charge and appears as a very
low impedance. As the input signal reverses polarity, this charge is extracted and the
diode remains in the low impedance state until all of the charge is removed. At this time,
the diode instantaneously snaps to a very high impedance state, an action that generates a
spike of power, which is thought to be the source of harmonic energy. Little, if any
acknowledgement was given to the non-linear reactance theory, based on reverse-bias
junction capacitance alone. Diodes tailored to enhance this characteristic are called step-
recovery diodes or snap varactors.
The punch-through theory of charge-storage multipliers, however, does not accept the
fact that the charge-recovery step is the fundamental mechanism by which harmonics are
generated. It is argued that should such a fast step exist in any tuned multiplier circuit, the
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very presence of any inductance would drive the diode into avalanche breakdown. The
multiplication process must therefore be due to some other phenomenon - the non-linear
reactance theory. The type of varactor now considered exhibits an abrupt change in its
capacitance versus bias characteristics. As a direct result of this relationship, the diode's
stored-charge capability versus drive level also exhibits an abruptness. The bias voltage
at which this transition in charge-storage capability takes place is termed the punch-
through voltage.
Figure 2-4 The Varactor diode model
The active element of a varactor diode consists of a semiconductor wafer containing a
junction of well-defined geometry, usually formed by diffusion.
Cj is the junction capacitance, which is a function of the applied voltage. Rj is the junction
resistance, which is in shunt with Cj and is also a function of bias. Finally, R, is the series
resistance, which may be a function of bias, including the resistance of the semiconductor
on either side of the junction through which the conduction current passes and the
resistance of the ohmic electrical contacts to the wafer.
Varactor diodes are normally operated under reverse bias, where the junction resistance,
which is usually 10 Mn or more, is negligible in comparison with the microwave
capacitive reactance of the junction. Therefore, the equivalent circuit of a forward biased
varactor at microwave frequencies is generally more complicated, since it must include
the diffusion of the injected carriers as well as the effect of these carriers on the
conductance of the semiconductor material.
At low frequencies, the varactor exhibits the conventional forward and reverse
characteristics of an ordinary diode. For forward bias the diode current increases
exponentially with the applied voltage, and for reverse bias a small saturation current (Is)
flows. When the reverse bias is increased to the avalanche breakdown voltage (VB), the
diode reverse current increases very rapidly, since it is limited only by the small diode
resistance and any external resistance that is present in the circuit.
The possible applications for varactors include pulse shaping and broadband spectrum
generation. Their better-known uses are as frequency multipliers, parametric amplifiers,
and tuning elements.
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2.5 Gunn Diodes
GaAs transferred-electron oscillators and amplifiers are taking over a significant section
of the microwave market. Avalanche diodes may be preferred in the I to 10 watt ranges
where, in exchange for efficiency, some noise can be tolerated, but for low noise,
moderate power, wide bandwidth and high reliability the above mentioned are
dominating. The devices used in these amplifiers and oscillators are the Gunn diodes .
.....GOLD RIBBON
ALLOY
CCNTACT
N+ SUBSTRATE
ANODE
CATHODE
OPTIONAL N+
ACTIVE N LAYER EPITAXIAL
BUFFER LAYERS
ALLOY
CONTACT HEAT SINK
Figure 2-5 The cross section of a Gunn diode
Fig. 2-5 shows the cross section of a typical Gunn diode. The four major factors
determining its RF performance are:
• N-active layer
• Ohmic contact
• Bonding-heat sinking
• Package design
The n-active layer is the area where the negative resistance of the device is generated. It
is of great importance as it makes the Gunn diode perform as it does. The ohmic (or
alloy) contacts are of importance since they determine the amount of conduction in the
device. The bond for best heat sinking is, of course, very important, as power must be
channeled from the diode chip itself to the heat sink to preserve the chip and allow for the
best RF performance. Finally the package design is very critical, because the package
itself introduces microwave and thermal parasities which can significantly degrade RF
performance and/or reliability of the Gunn diode.
When the Gunn diode is biased in the negative resistance region the field distribution
within the sample rearranges it to form a thin, high field domain with the rest of the
sample experiencing a sub-threshold field. The domain drifts through the sample at the
saturated drift velocity and collapses when it reaches the anode. The bias current then
momentarily increases until a new domain forms at the cathode. It is the periodic current
increase, which results in high frequency power being made available to the external
circuit.
The output frequency thus is determined basically by transit time effect (the time it takes
for one bunch to get from the cathode to the anode), but in practice it is possible to vary
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the frequency over about one octave by tuning the external resonant circuit. (The
modulation of the bias voltage by the RF voltage developed in the resonant circuit can
cause the instantaneous diode voltage to fall below the diode threshold.)
Before discussing applications of Gunn diodes, some precautions to be taken when
operating them should be listed. Initially, Gunn diodes should be operated from a
constant voltage power supply. The required operating voltage range is determined by the
threshold field, power dissipation and breakdown considerations. The data sheets should
be carefully checked for maximum voltage ratings. Although in some' circumstances it is
possible to obtain a greater output by operating at higher voltages (pulsed conditions), no
guarantee of reliability is given. The quoted ratings are maximum values and the power
supply should be free of any over-voltage transients (which are most likely to occur
during switch-on). Bias polarity must, of course, also be heeded very carefully.
Since the frequency pushing characteristics of these devices can be as high as 30 MHzlV,
noise and ripple on the power supply can produce a significant amount of FM noise on
the oscillator output. A well-stabilized power supply is therefore necessary to reduce
frequency noise modulation.
Gunn diodes are now widely used in the 4 to 60 GHz range as power sources for pumps,
sweepers, intrusion alarms, and fuses; they are used as transmitters in radars, beacons,
transponders, speed sensors, radio and data links, they serve as local oscillators and
amplifiers for communication equipment.
An expanding use ofGunn diodes is the field of wideband, tuned oscillators, such as YIG
type for sweepers and ECM receivers. The low-noise characteristic and wide bandwidths
of Gunn diodes yield full band tuned oscillators for wideband receivers.
Future extensions of Gunn diode uses will be in the medium power area of 1-5 Watts.
Whenever a lightweight, inexpensive, battery operated microwave source is part of a
system, you would do well to seriously consider the Gunn diode.
2.6 IMPATT Diodes
The IMPATT diode is an avalanche transit time diode and gets its name from the
phenomena IMPact Avalanche Transit Time. The basic structure of a silicon pn junction
IMPATT diode, from the semiconductor point of view, is identical to that ofa microwave
varactor diode. The important differences between the two diodes are in their modes of
operation and in thermal designs.
Fig. 2-6 shows a typical dc current versus voltage characteristic for a pn-junction diode.
In the forward bias direction, the current increases rapidly for voltages above 0.5 volts. In
the reverse direction, a very small current flows until the breakdown voltage is reached.
II
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Figure 2-6 The characteristic of a pn Junction Diode
Varactor diodes normally operate with a forward bias or with a reverse bias with a de
operating point well above Vb. IMPATT diodes, on the other hand, operate in the
avalanche breakdown region; that is, with a de reverse voltage greater than Vb and
substantial reverse current flowing.
IMPATT diodes have two basic applications - amplifiers and oscillators. One form of
amplifier in which IMPA TT' s are used is the reflection amplifier. In this type of circuit,
a circulator must be used to eliminate multiple reflections from distorting waveforms or
building up oscillations. A circulator converts the two-terminal diodes into a two-port
amplifier with separate input and output ports. At the input port, the impedance should be
resistive and not reactive. The matching network to the diode must provide the proper
impedance match to the diode to obtain real input impedance. In addition to canceling the
reactive component of the diode, the input filter circuit must be present to the diode
impedance that prevents the diode from breaking into oscillation.
Amplifiers and oscillators built with what are termed low Q fixed-tuned diodes are the
simplest possible IMPA TT circuits. The only difference between them is in the choice of
the real part of the load impedance.
Low Q oscillators have their primary use in applications where the frequency stability
and noise characteristics of the diode can be controlled by injection phase-locking
techniques, as in the final output stage of an FM telecommunications transmitter where
the injection-locked oscillator functions as a power amplifier. Another application is as
an up converter pump, where the frequency of the oscillator is controlled by a low power,
high stability injection-locking signal, such as a crystal controlled oscillator/varactor
multiplier or a high Q cavity-stabilized IMP ATT oscillator. This arrangement is also
suitable in a continuous wave (cw) Doppler radar transmitter.
IMPATT amplifiers are also suitable as final power amplifiers in medium power cw
transmitters and they can replace the currently used traveling wave tube amplifiers in
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many cases. Power gains of 10 dB with 0.5 Woutput power and 1 GHz bandwidth are
obtainable from a single diode amplifier.
High Q low-noise IMPATT oscillators with fixed tuning are also available. The noise
performance and frequency stability achievable with these oscillator designs are
compatible with local oscillator requirements in radar, telemetry, and telecommunications
receivers.
2.7 Conclusion
The discussion on the whole spectrum of microwave diodes was done for the sake of
completeness. The use of Schottky diodes in detector applications, however, is by far
superior to the other diodes that were discussed. The availability of Schottky diodes, as
well as their relative ease of implementation, promotes its use. Its characteristics, as
discussed, enable the proper use of Schottky diodes for detector applications.
The Schottky diodes that are used are indicated in Table 2-1.
Frequency Small signal Large signal
[Hz] < -20 dBm > -20 dBm
< 1GHz HSMS-2850 HSMS-2820
<5 GHz HSMS-2820 HSMS-2820
< 12 GHz HSMS-8101 HSMS-8101
Table 2-1 Schottky diodes that are used in this thesis
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Chapter 3
3 Schottky Barrier Diode Detectors
This chapter describes the characteristics of Schottky barrier diodes intended for use in
diode detectors or receiver circuits, and discusses design features of such circuits. The
detector circuit is broken into building blocks and the design of each block will be
discussed separately in the following chapters.
The Schottky diode as mentioned in chapter 2 receives particularly good attention,
because the design examples are based on these characteristics. The aim of this chapter is
to serve as an introduction to the design chapters 5 and 6.
3.1 Introduction
Although a diode detector is less sensitive than a heterodyne receiver, its simplicity and
low cost can outweigh this disadvantage. For example, a diode detector requires no local
oscillator power; it generally uses only a single diode; it is capable of being built with a
large RF bandwidth; and it is much less critical to design and maintain than a heterodyne
receiver. These advantages make it useful as beacon receivers, missile guidance
receivers, fuse-activating receivers, countermeasure receivers and power leveling and
signal monitoring detectors.
The detector circuit can be broken into three blocks in Fig. 3-1.
Vs
Impedance
Matchinq
Network
Diode Circuit RL
Rs
Figure 3-1 Block diagram of a detector circuit
The RF impedance matching network is important to obtain the best performance
possible from a given diode circuit. The design will be described in a following section.
The diode circuit can take many forms, depending on the demands of the specific design.
Four of them are shown in Fig. 3-2.
14
Stellenbosch University http://scholar.sun.ac.za
SInale r~''''r rDiodeCircuits I
vonace ;~"'"Doubler rCircuits
Zero 81as Diodes convennonet detector diodes
Figure 3-2 Common types of diode circuits
Single diode circuits offer simplicity and minimum cost as their advantage. The voltage
doubler produces a higher output for a given input power and offers lower input
impedance to the source, simplifying the input impedance matching network. Either can
be realized using conventional or zero bias Schottky diodes [43].
A typical diode detector circuit is shown in Fig. 3-3. The operation of this circuit is quite
simple. At RF, the bypass capacitor appears as a short circuit, and the input RF choke
(RFC!) appears as an open circuit. The input RF filter is optimized to match the signal
source impedance to the diode's RF impedance over a specified bandwidth. Ideally, all of
the available signal power is delivered to the diode. Due to the nonlinearity of the diode,
the data signal is extracted from the modulated RF signal and appears across the load
81as current
Rs
RFC'
Filter and
Impedance
Transformer
Figure 3-3 Detector circuit
resistance. That is if the detector is used as a receiver. At data frequencies, RFC 1 acts as a
short circuit, while Cb and the DC bias filter, consisting of RFC2 and Cc, both appear as
high impedances. RFC I also serves as a return path for the DC bias current. Finally, the
capacitor (CA) shown in Fig. 3-3 separates the RF from the detected side of the circuit. It
can be either lumped (as a chip soldered to the PC board) or distributed (as a patch etched
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into the circuit). It must provide a good RF short circuit to the diode, to insure that all the
RF voltage appears across the diode terminals. However, it must be small at data
frequencies, so that it does not load the rest of the circuit [23].
3.2 Diode performance Characteristics
The performance characteristics that are used to describe diode detectors are Tangential
Sensitivity, Video resistance and Voltage sensitivity.
3.2.1 Tangential Sensitivity (TSS)
This is the lowest signal power level for which the detector will have a specified signal-
to-noise ratio at the output of the amplifier. The units for TSS are dBm or milliwatts. TSS
does not depend entirely on intrinsic diode parameters and many factors affect the
measured TSS value for a given diode. The most important factors are:
• RF frequency
• Bandwidth
• Diode DC Bias current
• Test mount or circuit
• Output amplifier noise figure
For an exact TSS specification, the effective bandwidth should be stated as the lower and
the upper 3 dB frequencies of the entire output circuit, including the diode's output
resistance. (See section 3.2) A statement of only the bandwidth of the output amplifier
can be misleading because it does not always determine the overall or effective
bandwidth of the system. The limitation on overall bandwidth can come both from the
circuit between the diode output and the amplifier input or the instrumentation circuit
after the amplifier, i.e. oscilloscope or meter.
Because the upper 3 dB frequency is usually several orders of magnitude greater than the
lower 3 dB frequency, it is common to state only the upper 3 dB frequency. The
implication is that the response of the output circuit of the detector to the modulating
signal extends from DC to the actual bandwidth. In practice, the low frequency response
very seldom extends down to DC, because this will include the flicker noise contribution
of the diode and the output amplifier, both of which deteriorate TSS. If the diode is
expected to be used in a system that will require low frequency response, then the low
frequency 3 dB point of the test system must be stated. Failure to do so can lead to gross
differences in TSS between the test system and the actual system if the diode's flicker
noise corner frequency fNis high, i.e. greater than 50 kHz.
To obtain maximum sensitivity at any given frequency, most detector diodes must be
forward DC biased. Bias, however introduces shot and flicker noise in the diode, and
reduces the diode video resistance. These effects exert a competitive influence on TSS -
therefore, the bias value must be stated.
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A tangential signal is, furthermore, defined on a C.R.T. display as a pulse whose bottom
level coincides with the top level of the noise on either side of the pulse. Although the
corresponding signal-to-noise ratio depends on many factors, as previously discussed, the
generally accepted ratio of 8 dB at the output correlates well with the tangential
appearance on the oscilloscope for practical systems [27].
A useful production test system uses an RMS voltmeter to compare signal output to noise
output. The noise level is observed on the meter with RF signal off, but with DC bias
applied to the D.U.T. Then the specified tangential level is applied 'and the increase in
RMS voltmeter reading must correspond to 8 dB or more. This test will be visualized in
chapter 8 on some design examples.
Figure 3-4 TSS Test System
To theoretically describe the threshold performance, various definitions have been used
[23], [33]
TSSr.dBnIJ =-107+ 510gBv + 1010gId + 510{RA + 2~1 + _fn In Bv J}1010{1 + _R_sC--,--~_(i_)f_2]I:l Bv J; Id
(3-1)
Bv Bandwidth in Hz
Id Diode DC bias in uA
fn Diode flicker noise corner frequency, Hz
ij Output circuit low frequency 3 dB point, Hz
Rs Diode series resistance, 0
Cj(i) Junction capacitance, pF, at bias current Id
f Operating frequency, GHz
RA Amplifier equivalent noise resistance, kO
This expression reveals that the only significant diode parameters that effect the detector
sensitivity are the three parameters fn, R, and Cj. The measurement or extraction of the
flicker noise corner frequency is not discussed in this thesis. The values given by
manufacturers' data sheets are accepted as accurate enough.
3.2.2 Video Resistance (Rv)
The video resistance is simply the small signal low frequency dynamic resistance of the
diode and is dependent on the DC bias current. The value of the bias current used is the
same that is used in the TSS test.
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R, consists of the sum of the diode's series resistance (Rs) and the junction resistance (Rj)
[23]
[3-2J
Rj is obtained by differentiating the diode voltage-current characteristic and is given by
[3-3J
where lo is the bias current and Is is the saturation and is negJigible when the diode is
operated in the optimum bias region.
3.2.3 Voltage Sensitivity
This parameter specifies the sJope of the output voltage versus the input signal power. It
is bias, load resistance, signal level, and RF frequency dependent, and all of these
conditions must be specified. It is particularly sensitive to signal level, which must be
kept well within the square law dynamic range of the diode. That is if the detector is
operated in only the square law region.
Given knowledge of the package parasities, the chip parasities, the diode's saturation
current and the load resistance, one can calculate the voltage sensitivity of a Schottky
diode [15],[17].
Neglecting parasitic and reflection losses:
lalr = fJ av [3-4J
and
al lo+ Is-=--av 1/a [3-5J
The theoretical current sensitivity is 20 amperes per watt, therefore if a=38.4615
0.52
y=--
lo+1,
[3-6J
Consideration of the effects of junction capacitance, load resistance and reflection loss
will bring eq. 3-6 closer to reality.
The effect of junction capacitance on current sensitivity has been derived [17]. Adding
this effect to the voltage sensitivity gives
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0.52 13-71
A detector diode may be considered as an output voltage source of impedance Ry feeding
a load resistance RL. The voltage across the load is reduced by the ratio of RL to Ry+RL:
0.52 13-8)
The analysis thus far has assumed that all incident power is absorbed by the diode.
Normally this is a good assumption because low loss matching circuits can be designed to
eliminate reflection losses. With zero bias detectors, however, the mismatch may be so
severe that it is not possible to eliminate these reflection losses. In fact, most of the
incident power may be absorbed by losses in the matching network. If we go to the other
extreme and assume no matching, the sensitivity becomes:
(3-9)
where p is the reflection coefficient of the diode.
From eq. 3-9 one can see that the load resistance RL must be large compared to the
diode's junction resistance Rj. The former is often set to 100 kO or higher, but the
designer does not always have control over it. Rj can, of course, be lowered through an
increase in DC bias current lb. However, since it appears in the denominator of the
equation, raising bias current too high can reduce the sensitivity.
Sensitivity and Video resistance
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Figure 3-5 Voltage sensitivity and Video resistance as
a function of total current
In Fig. 3-5 the tradeoff between sensitivity and junction resistance is clearly shown. For
this n-type diode operating at 915 MHz, a choice of 0.8 uA total DC current will result in
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the maximum value of sensitivity but with Rj=40 kO. As shall be seen in a later chapter,
an impedance of 40 kO cannot be matched to 50 O. This high level of sensitivity is
unavailable in a practical circuit design.
Also from eq. 3-3, it can be seen that Cj and R, must be minimized in order to obtain the
maximum voltage sensitivity. Unfortunately, in the design of Schottky diodes, a change
(such as reducing contact diameter) which reduces Cj will increase R; Obviously, the
effect of Cj will be more significant in a detector operating in X-band, while R, will be
the important parasitic for a detector operating in the tens of MHz. .
3.3 Square-law and Linear Detection
3.3.1 Diode Basics
The job of the detector diode is to convert input RF power to output voltage. At low
power levels, the transfer characteristic of a Schottky diode follows a square-law rule,
with voltage output proportional to power (voltage squared) input. As input power is
increased, the slope of the VolPin curve flattens out to more nearly approximate a linear
(voltage output proportional to RF voltage input) response.
At small signal levels, the Schottky diode can be represented by a linear equivalent
circuit, as was discussed in chapter 2. To summarize:
Rj is the junction resistance of the diode, where the RF power is converted into a data
voltage output. For maximum output, all the incoming RF voltage should ideally appear
across R, Cj is the junction capacitance of the diode chip itself. It is a parasitic element
which shorts out the junction resistance, shunting RF energy to the series resistance R;
R, is also a parasitic resistance representing losses in the diode's bondwire, the bulk
silicon at the base of the chip and other loss mechanisms. RF voltage appearing across R,
results in power loss as heat. Lp and C, are package parasitic inductance and capacitance,
respectively. Unlike the two chip parasities, they can easily be tuned out with an external
impedance matching network.
3.3.2 Detection Law
Over a wide range of input power level (P) the output voltage (V) follows the formula
[44]
[3-10)
At low levels, below -20 dBm, a. is two. This is the square-law region. When DC biased
current is used, the diode impedance is independent of power level. At higher power
levels the diode impedance changes with power. At these levels, the value of a. can be as
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low as 0.8. The slope is related to the diode capacitance, frequency and load resistance.
When the circuit is retuned at each power level, the output and the slope increase.
The effect of frequency and diode capacitance on voltage sensitivity
The diode junction capacitance shunts the junction resistance. Detected voltage is
reduced because some of the input current flows through the capacitance and never
reaches the resistance where detection takes place. The effect is more serious at higher
frequencies because capacitance susceptance is proportional to frequency. Similarly, the
effect is more serious for higher capacitance diodes.
Frequency effects
100 =r------'-----__._---~-____,
o 10
Power (dBm)
20 30
Figure 3-6 Effect of higher frequency on
detection slope
Capacitance effects
100 =r--------'-------------,
20 30o 10
Power (dBm)
Figure 3-7 Effect of higher capacitance on
detection slope
The effect of frequency and diode capacitance on the slope at high-level detection
Fig. 3-6 shows how the slope of the detection characteristic becomes steeper at higher
frequencies. The output voltage at 2 GHz is nearly equal to the 1 GHz voltage above 22
dBm. The main reason for this behavior is the lower value of junction resistance at higher
power.
Since frequency and diode capacitance appear in the degradation factor (eq. 3-11) as the
product f*C, the increasing slope at higher frequencies also happens at higher
capacitance. This is shown in Fig. 3-7.
Effect of breakdown voltage
In Fig. 3-7 the curves cross so that above 25 dBm the voltage detected by the HSMS-
2800 is higher than the voltage detected by the lower capacitance HSMS-2824. The
degradation factor analysis does not explain this crossover. It is related to the effect of
breakdown voltage. At high power levels the negative portion of the input signal is large
enough to cause reverse conduction. This negative detected voltage reduces the output
level and the curve levels off. At higher levels the negative detected voltage will
dominate and the curve will reverse direction and have a negative slope.
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Figure 3-9 The effect of load resistance on the diode
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The effect of load resistance on detection slope
Fig 3-8 shows that the slope of the detection curve increases when the load resistance is
decreased from 100 kn to 1 kno The detection law increases. The rectified current at
high power causes a decrease in the degradation factor due to low Cj and R, When the
load resistance is decreased the rectified current increases. The degradation factor
decreases so the slope is steeper.
Detection degradation
Parasitic series resistance and junction capacitance degrade the performance of Schottky
detectors. Some of the voltage applied across the diode appears across the series
resistance R, and is not available to be detected by the junction resistance R, A more
serious effect is the division of current between the junction resistance and the junction
capacitance. The degradation factor is [22]
R 2 2 2degradation=l+-s +47r f Cj RSRj
Rj
3.4 The Necessity of Bias Current
(3-111
Conventional Schottky detector diodes are tested and specified with 20 rnA of DC bias.
The bias current reduces the junction resistance so that most of the detected voltage
appears across the load resistance. In some applications the diode is used to monitor
power rather than to detect a low level signal. In this case, the signal level may be high
enough to reduce the junction resistance sufficiently without the use of DC bias.
3.4.1 Junction Resistance
A detector diode may be considered as a voltage source in series with the diode
resistance. The output voltage is taken from a load resistance in series with the diode.
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This circuit is a voltage divider. The detected voltage is divided between the diode and
the load. The useful output voltage is [18]
13-121
For best performance the ratio of diode resistance to load resistance should be small. In
many cases load resistance cannot exceed 100 kO in order to keep_the response time
small enough to handle fast pulses. That is if the diode needs to demodulate a pulsed
signal.
3.4.2 Measured Detected Voltage
Fig. 3-10 shows the detected voltage with 20 uA bias and with zero bias. Above -20 dBm
the rectified current is high enough to change the diode junction resistance. The upper
curves show the detected voltage when the circuit is tuned at each input power level to
match the changing diode impedance. The lower curves show the reduced output level
when the tuning is not changed.
Figure 3-10 Detection characteristics of Schottky diode [18)
The lower diode resistance with DC bias is small compared to the load resistance. In this
case the measured voltage is the open circuit voltage.
With zero bias the diode resistance is much higher than the load resistance so most of the
detected voltage appears across the diode. However, at higher input levels rectified
current flows through the diode and reduces the junction resistance. The voltage divider
action is no longer significant and the output approaches the detected voltage of the
biased diode.
3.5 The Voltage Doubler
Diode detectors may be combined in various ways to produce higher output voltages than
would be produced by a single diode. Such a detector is shown in Fig.3-2 in section 3-1
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The voltage doubler circuit offers several advantages. First the voltage output of two
diodes are added in series, increasing the overall value of voltage sensitivity for the
network. Secondly, the RF impedances of the two diodes are added in parallel, making
the job of reactive matching a bit easier [43], [31].
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Figure 3-11 Voltage doubler
matched at each power level (43)
Figure 3-12 Voltage doubler
matched at -30 dBm (43)
3.6 The Diode Detector at Temperature Extremes
The zero bias Schottky diode detector is ideal in applications to fabricate a receiver,
which consumes no primary power. However, its performance is heavily dependent upon
its saturation current, which is a strong function of temperature. At both low and high
temperature extremes, this dependence can lead to degradation in performance.
A Schottky diode can be represented by a linear equivalent circuit as discussed in chapter
1 and in more detail in chapter 2.
Lp, Cp, and RL are constants. R, has some small variation with temperature, but that
variation is not a significant parameter in analysis. Cj is a function of both temperature
and DC bias, but the concern is more with zero bias detectors and the temperature is not
significant. Rj is a key element in the performance of a detector.
3.6.1 Junction Resistance
Three different currents affect the junction resistance of a Schottky diode. The first is the
diode's own saturation current, Is. The second is externally applied bias current, lo. The
third is Ie=VoIRL,the circulating current produced by rectification in the diode. In the
small signal region of interest in this discussion, where I, < Is, the equation for junction
resistance is, as previously mentioned
R = nkT
J q(ls+lo}
[3-131
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where n is the diode ideality factor (emission coefficient), k is Boltzmann's constant
(1.38062 x 10-23 J/K), q is the electronic charge (1.60219 x 10-19 C), and T is temperature
in Kelvin.
The equation for saturation current is given by [21], [49]
~ -q'l'( I I)
I = I (!_) n -k i-To
s sO e
To
13-14)
where To is 273 K (room temperature), Iso is saturation current measured at room
temperature and \jl is the metal-semiconductor Schottky barrier height.
Combining these two equations produces a relation for Rj as a function of temperature.
3.6.2 Performance of Detector over Temperature
The two performance parameters of interest are the bandwidth and voltage sensitivity of
the detector. The analysis of bandwidth as a function of temperature is straightforward
and will be shown first.
The output circuit has a low pass filter response, with a 3 dB cutoff frequency defined by
1
I' - (3-15)
Jc - 2nC R
T T
where
13-16)
Using the variation in Rj, the variation in bandwidth can be computed. Typical values of
RL=100 kO and CT=100 pF were used to compute the curve of cutoff frequency vs.
temperature shown in Fig. 3-13 for the HSMS-2850 Schottky diode.
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Figure 3-13 The behavior of junction resistance and bandwidth due to temperature variations
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As can be seen from this plot, bandwidth can deteriorate to a value as low as 30 kHz. Of
course, a reduction in CT will improve bandwidth, but there are practical limits to how
low total capacitance can be made. Similarly, a reduction in RL will increase bandwidth,
but at the expense of voltage sensitivity, according to the following relationship [21]
RLr=r; R R
L + j
(3-171
where Yoe is the detector's voltage sensitivity for RL = 00.
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Figure 3-14 The variation of voltage sensitivity over temperature
The effect on voltage sensitivity due to temperature variations can be significant.
Performance improves at lower temperatures in a predictable manner. Typical behavior
of voltage sensitivity vs. temperature is shown in Fig.3-14. The temperature dependence
of current sensitivity was studied by Cowley and Sorensen [33], but the analysis was not
extended to the voltage sensitivity. For the ideal diode with infinite cutoff frequency
(zero series resistance and/or zero junction capacitance) there is no temperature effect on
voltage sensitivity. The inverse temperature behavior of current sensitivity is balanced by
the direct temperature variation of the diode barrier resistance. That is, for current
sensitivity [15]
q
fJ = 2nkT (3-18)
and for diode junction resistance
.,»:
} qI (3-19)
In these equations, T is temperature in Kelvin, I is bias current in milliamperes and n, q
and k are constants.
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The analysis of voltage sensitivity as a function of temperature for a Schottky diode
detector is complex. It can, however, partially be done by the method of Ritz and
Galerkin which will be discussed properly in chapter 6.
3.6.3 Compensation Methods
Conventional DC biased detectors generally operate from a continuous current of 10 to
30 uA and offer greater temperature stability than the zero bias 'Schottky detector.
However, these are devices with saturation currents in the nanoampere range.
Nevertheless, the use of supplement DC bias current suggests itself as a solution to poor
bandwidth and low sensitivity at low temperatures, as is illustrated in Fig. 3-16. The
addition of supplement DC bias current has no effect on the sensitivity of the detector at
higher temperatures.
RF impedance mismatch is the major cause for poor voltage sensitivity at higher
temperatures. To compensate for poor sensitivity at high temperatures, the input-
matching network must be adjusted. Matching must be done at the higher temperatures,
letting the match at lower temperatures degrade. The matching of detectors is discussed
in chapter 5.
Admittance Voltage sensitivity
swpMax ~ 150 - No biasOOMHz ::J
3> ............ 0.1 uA
~~
E ---- 0.3 uA;:: 100 '-_- ---~..:~._::- ----- 0.5 uA-s;
", ,~55 oei +J " ,"Ii; ""c ........
. ---E~r <Il 50ill<Il
Cl
2
'0 0> -50 0 50 100
SwpMin
900MHz Temperature [0C]
Figure 3-15 Effect of temperature on the input
admittance of detector
Figure 3-16 Improvement of the sensitivity at
low temperatures
3.7 Conclusion
It is now clear that the design of optimum diode detectors is a well researched and
discussed subject. It is possible to describe the behavior of detectors mathematically and
to develop some design equations to assist in optimum designs. Design techniques,
however, is still a matter of making sacrifices in one area (e.g, detection sensitivity) while
gaining in another (dynamic range). It is important to have a good understanding on what
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is needed to achieve and what IS an important design specification that needs to be
satisfied.
Different approaches must be followed when designing for large bandwidth, maximum
sensitivity or maximum dynamic range small signal detectors. To design large signal
detectors needs once again a different approach.
In the following chapters the behavior of the Schottky diodes proposed for use in this
thesis are well defined by means of small and large signal models. These models will be
used in further design and analysis, for example the design of matching circuits and the
proper analysis of detector circuits by means of harmonic balance simulations.
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Chapter 4
4 The Characterization of Diodes
Schottky diodes that are widely in use are well defined in manufacturers' data sheets. In
order to do a more proper and accurate analyses of diode performance and in particular
the performance of diode detectors, it is necessary to extract a diode model, based on
accurate measurements.
The measurement of all the elements that make up the equivalent circuit for a packaged
Schottky diode is a complex task. Various techniques are used for each element. The task
can be divided into two parts - firstly the linear parameters of the model and secondly the
more complex nonlinear parameters. When linear or nonlinear analyses are performed on
diode circuits, both the diode wafer and its package must be accurately modeled.
In this chapter the simplified Spice model will be discussed, because of its value for the
later use in the Harmonic Balance algorithm, as well as the parameter extraction method.
An extraction method for the intrinsic and extrinsic parameters, from the diode's IV -data
and small signal data is developed. Finally an optimization algorithm is presented to
refine the model.
4.1 The Spice Model
Spice uses three equivalent circuits in diode analysis: transient, AC, and noise circuits.
Components of these circuits form the basis for all element and model equations.
The fundamental component in the DC equivalent circuit is the DC diode current, Id. For
noise and AC analyses, the actual Id current is not used. The partial derivative of Id with
respect to the terminal voltage Va is used instead [14].
14-1)
where
[4-2)
gd is used in the Harmonic Balance algorithm [HB] as well. It will be discussed in
chapter 6.
The small signal junction capacitance can be described by [15], [49]
[4-3)
A more detailed discussion of this simplified equation is done in section 4-3.
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This is a simplified representation of the Spice model, ignoring many of the parameters
that are not applicable to the basic functioning of the Schottky diode. For a detailed
discussion on the Spice model - see Appendix A
Spice parameters Description
Is Saturation current
Ua ua=q/nkT
q Electron charge
n Ideality factor
k Boltzmann constant
T Junction temperature
Rs Series resistance
cj> Barrier potential
CiO Junction capacitance
Table 4-1 The Spice parameters
4.2 Parameter Extraction from the IV-curve
A typical diode DC IV characteristic in the forward bias region is shown in Fig. 4-1.
Because of the voltage drop across the series resistance, the terminal voltage and current
have the characteristic as indicated in eq [4-2], where Vd and Id are the terminal voltage
and current, respectively. At low current levels, the voltage drop across the resistance can
be ignored. Equation [4-2] can then be simplified to [49], [32]
O.03,----r----r----r----r---~
/
O.025r--_+--+---+--+-.L/-'____,·
/O.02f----+--+---+--+-+----I
//
~J,I'
~O.015r---+--+----¥--+------,
/
/O.01r---+--+-/.L--+--+--____,
/
,/
O.005f----+-~,"-/+_--f____-+_-_
//
/
-'°OL__--=,::_jO.L2·-__l0.4---0-L.6---0_L_,6----'
VdM
[4-4)
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Figure 4-1 The DC IV characteristics of a Schottky diode on a linear and logarithmic scale
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Thus
14-51
Equation [4-5] states that 10gIO(ld) is a linear function of V, with a slope of ua/ln(10) and
intercepting the y axis at 10gIO(ls). As indicated in Fig. 4-1, the slope of the line IS
!lIOgIO(lI)/!l VI
In(l 0) x !llog 10 (II )a = -'----'--....::....:.."-'-'-'-
a !lv'
I
(4-61
By extending the straight line at low currents, Is is the intercept point of the straight line
at the current axis.
At high current levels, the IV characteristic deviates from a straight line due to the
additional voltage drop across the series resistance. For a first-order approximation, the
value of this resistance can be assumed constant. To determine its value from a DC IV
characteristic, a current level must be chosen where the additional voltage drop is
evident; thus, the voltage difference at that point between the measured data and the
straight line is the additional voltage drop across the series resistance. R, is simply
R = !lV2
S I
2
(4-7)
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Figure 4-2 The measured IV characteristic of a Schottky diode and its extracted parameters
Let us test this method with measured results. The IV -characteristics of a Schottky diode
was measured and the results are shown in Fig.4-2. The IV -extraction method is applied
to the measured data and the extracted parameters are indicated in the table in Fig. 4-2.
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By using eq [4-2], which describes the IV-curve of a Schottky diode, a comparison can
be made between the model and the measured curve. The parameter values obtained by
the above technique are in excellent agreement with the actual data. Their optimal values
can be obtained by fitting eq [4-2] to the DC I-V characteristic data. The values that have
been derived from the technique above can be used as the starting values for
optimization.
IV DATA
_0.04f-----l----+---+--~'-------1
s
"0
- 0.02i------j--i-----::£PI--;==±===j
--B- measured
OL_~~~~~--~-~~m=o=de~l~
o 0.2 0.4 0.6 0.8
VdM
o
/-: I --B- measured- model
~-2
"0g
--4
-60 0.4
VdM
Figure 4-3 The comparison between the measured
data and the model for the IV characteristic
0.2 0.6 0.8
Manufacturers may also provide data for the video resistance. The video resistance is
defined as [32]
[4-8[
This data may be used for model verification.
4.2.1 Optimizing the results obtained by the IV characteristics
The model extracted thus far is fairly accurate over the whole bandwidth. The strive for
improved accuracy, forces us to optimize the model. A detailed discussion on Newton's
optimization algorithm is done in Appendix B. To apply this method on the current
problem is not very difficult. The implementation of the algorithm will not be discussed
in detail in this chapter and more emphasis will be laid on the results of the optimization.
The algorithm is based on the diode current eq [4-2] and therefore it is necessary to
optimize only three parameters namely Is,R, and o.a.
The error function is the difference in the measured current and the calculated current.
The error that is minimized is the sum of the squares of the error function.
Fig. 4-4 indicates the results after the optimization of the model. The optimized model
parameters are shown in the table in Fig. 4-4. It does not differ to a large extent of the
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results obtained in Fig.4-2. The values in Fig.4-2 were used as the starting values to the
optimization algorithm.
Optimization results
./
/
i
/
r,/'
i
.7/
optimized
" measured
0.02
oo 0.5
VdM
Optimization results
optimized
o measured/
o 0.5
VdM
1
Parameter Value
Is 2.l18e-7 A
Rs 9.489 n
a 27.959
Figure 4-4 The optimized results of the IV
model compared with the measured results
The results obtained from the IV extraction method can be used with confidence. The
application of the optimization algorithm is not really necessary, because the
improvement is not worth the time it takes for the optimization to complete.
4.3 Parameter Extraction from CV-curve
The CV -curve of a Schottky diode is not always known. It is not always possible to
measure it, however, some manufacturers' data sheets contain some CV-curve
information. It is sometimes useful to extract the junction capacitance directly from the
data sheet if you have confidence in the measurements [49], [32].
The diode junction capacitance is formulated as:
14-9)
Vj is the junction built-in voltage and Cj(O) is the depletion capacitance at Vd=O.
Yis a function of Vd and expressed by a third order polynomial as follows:
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14-101
CD is the diffusion capacitance, which is written as:
14-111
The CV characteristic has been formulated in eq [4-9]. At low to moderate current levels,
the capacitance is dominated by the junction depletion capacitance and the diffusion
capacitance can be neglected. For a first order approximation, y(Vd) can be assumed
constant, i.e. GCI, GC2, and GC3 are equal to zero.
Manufacturers normally provide a value of the total capacitance at zero bias. Subtracting
the package parasitic capacitance from this value, the intrinsic capacitance at zero bias,
i.e. CjO, is the obtained.
Vj and Yo are technology dependant. Vj is the junction built in voltage. Its value depends
on the material properties, doping profile and junction type. yo is dependent on the
junction type.
If manufacturers provide the CV characteristic curve, Vj and yo can be determined using
two points on the curve at large reverse voltages. Since at large reverse voltages
[4-121
then
C (V Jro_, ~ ___1_
C2 ~
[4-131
where Cl is the capacitance at reverse bias VI and C2 the capacitance at reverse bias V2.
Therefore
[4-141
After extracting CTO and yo, <I> can be derived from the following equation.
[4-151
Optimal values can once again be obtained by curve fitting eq [4-15] to the measured
data.
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4.4 Small Signal Parameter Extraction
4.4.1 The use of TRL Calibration
The purpose of vector network analyzer calibration is to establish a reference plane for
subsequent s-parameter measurements. The reference plane typically corresponds to the
input and output ports of the device under test, such that the calibration enables
microprocessor correction for the effects of cables, connectors, microstrip feedlines, and
the interior circuitry of the VNA. The TRL technique is preferred OYerother calibration
methods because well characterized opens, shorts and loads are not required, and a
reference plane can be easily established (by setting the length of the feed lines) at any
distance from the edge of the board.
4.4.2 Designing TRL standards
To properly design a set of TRL standards, it is necessary to know the substrate
parameters, the desired characteristic impedance of the transmission lines, and a desired
center frequency. Three standards are then created, a thru line, an open line and a delay
line. The measurement reference plane is set by the lengths of the thru and the open line;
specifically the reference plane is established at the midpoint of the thru line. Let the
length of the thru line be, Ithru, then the nominal length of the delay line is given by
I delay = Ilhru + 1),/ 4 14-161
where h.J4 is a quarter wavelength at the center frequency.
For an EM wave propagating down a microstrip transmission line, part of the electric
field is the substrate (dielectric) and the other part is in air. This disparity in dielectric
constant values requires the set of an effective dielectric constant, which can be
approximated by
Cr +1
cef! = -2- 14-17]
Where Er is the substrate relative dielectric constant. We can now define the equation for
the wavelength of the wave propagating on the transmission line (guide wavelength)
A = c
g JF.; 14-181
where c is the speed of light in a vacuum and f is the design frequency.
A detailed discussion on the TRL calibration method and the design of the calibration jig
is done in Appendix C.
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4.4.3 Measuring the s-parameters
A vector network analyzer is used to measure the s-parameters of the different standards.
The extraction of the s-parameters of the device being measured are calculated externally
with a simple MATLAB algorithm [50].
In order to verify the accuracy of the TRL calibration, four measurements are done. The
thru, line and reflect measurements are made as well as another line measurement to
represent the device being measured.
The results of the above mentioned setup is indicated in Fig. 4-5.
As can be seen from the results the, TRL-calibration will have an improvement In
measurements. The reflections measured are below -50 dBm which is very good.
The confidence we have in the measuring setup allows us now to measure the s-
parameters of a diode.
It is important to have a close understanding of the model that will be extracted and the
behavior of the device at different frequencies and bias currents. The understanding is
needed in deciding on a frequency span and bias current that will exploit the behavior of
the elements of the model.
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Figure 4-5 The measured results of the TRL calibration kit, with a piece of
transmission line as the device
Frequency span
By a close examination of the model it is realized that the capacitance (both junction and
parasitic) plays an important role at higher frequencies, but is not a major player at lower
frequencies. At lower frequencies, the series resistance and junction resistance can be
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more easily extracted. The junction resistance and capacitance, however, are both non-
linear parameters and need to be characterized over the whole operating bandwidth.
Therefore although the behavior of the diode at different frequencies can be used to
extract the model-parameters more easily, it is still necessary to consider the whole
operating bandwidth when working with the non-linear junction parameters.
Biasing of the Diode
It is possible to exploit the characteristics of the diode even more by controlling the bias
current.
4.5 De-embedding the Diode Model
The diode model's parameters can be described by intrinsic and extrinsic parameters. The
extrinsic parameters are usually the parasitic values of the diode and are well defined in
data sheets. The intrinsic parameters, however, is crucial because it describes the voltage
and current in the junction. The junction parameters have a direct influence on the
detector performance, because it is the junction that performs the conversion between RF
power and voltage output. As a start, the diode's extrinsic parameters can be de-
embedded, leaving only the intrinsic parameters. This can be done as indicated in Fig.4-6
The model is seen as a two-port device and the s-parameters are used as the input [26].
The values of the extrinsic parameters (package of diode) are indicated in Table 4-2.
These values are a good starting point for the model extraction from small signal
measurements. It is also used to do the de-embedding of the model [19].
Element: LI Cl Cp Ls
Description Leadframe Leadframe Package Bondwire
Inducance Capacitance Capacitance Inductance
Units: nH pF pF nH
SOT-23 To3 GHz 0.5 0 0.08 I
SOT-3x3 To 3 GHz 0.4 0 0.03 0.7
SOT-3x3 To 6 GHz 0.8 0.05 0.03 0.7
Table 4-2 The extrinsic parameter values of the diodes used in this thesis
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Figure 4-6 The method of de-embedding applied to the packaged Schottky diode
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4.5.1 Calculation of Junction Parameters
The Ek-term of the error function for a parallel R-C branch circuit, that is the weighted
difference between measured response Y and calculated impedance at frequency point k,
is described by Fujiang Lin [22] as
[4-191
with the weighted function as
[4-20)
It can be derived that
[4-21)
and
[4-22)
If the Schottky diode model is de-embedded to the intrinsic level, the junction resistance
and capacitance can be extracted using equations [4-19] to [4-22].
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4.5.2 Application to Simulated Data
To prove that this method of de-embedding the diode model is delivering proper results,
the method is firstly tested by simulated data. The small signal parameters are created by
a simulation package, with the diode represented by its Spice model. The s-parameters
are shown in Fig.4-7. No bias current is used, which results in a high input impedance.
-+-S[2.1)
diode
Figure 4-7 The s-parameters of the Spice
model created by a simulation package
The de-embedding is done up to the intrinsic level, as explained in the previous section.
The intrinsic parameters can now be calculated by using equations [4-19]-[4-22]. The
parameter values of the diode model are indicated in table 4-3.
The lumped parameter model can now be compared to the diode Spice model, to get an
indication of the validity of the model. The results are indicated in Fig. 4-8.
-,.. S)l,l)
model
0.. _f
~ SWptv1in
100MHz
Parameter Value
Rj 99870
Cj 0.178 pF
Rs 250
Cv 0.08 pF
i, 1 nH
Cl 1 pF
LI 1 nH
Figure 4-8 The results of the extracted
model compared with the Spice model
Table 4-3 The extracted parameters
for the simulated data
It can be seen that the intrinsic parameters can be analytically calculated with equations
[4-19]-[4-22], if the extrinsic parameter values are well defined. The next step will be to
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test the method with measured data, obtained by the TRL-calibration method, as
discussed in a previous section.
4.5.3 Application to Measured Data
The success of de-embedding the model lies in the accuracy of the s-parameter
measurements as well as the accuracy of the extrinsic parameters obtained from
manufacturers data sheets and DC analysis.
The method of only calculating the intrinsic parameters is tested with measured s-
parameters of the HSMS-2850 Schottky diode with 35 uA biasing current. The frequency
range is 300 kHz to 3 GHz. The s-parameters are extracted by doing the TRL calibration
as previously discussed.
- Measured
-- Model
Parameter Value
R 8310J
Cj 0.76 pF
Rs 9.50
Ls InH
Cp 0.08 pF
LI 1 nH
Figure 4-9 The comparison of the measured
input impedance with the extracted model
Table 4-4 The extracted
parameters
As can be seen, the method is fairly accurate. The model can still be refined by applying
an optimization algorithm to the model and measured data. The parameter values as
indicated in table 4-4 can be used as the starting values for optimization.
4.6 Optimization of the Diode Model
The model in Fig.4-10 is presented as the complete diode model with all the parasitic
elements included.
L
~~~~~~~~I~r~~\~A,~~~V>rv>
C--'--
I
Ls Rs Rj L
Cp
-'-C
CJ 1
Figure 4-10 Model of Schottky diode with packaging
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An optimization program can now be used to extract a more accurate model from the
measured s-parameters, using the values already calculated as the starting values for
optimization.
The first step in optimizing the model is to determine the sensitivity of each parameter
towards the s-parameters. This is done by calculating the s-parameters, while varying a
parameter of the model. The change in the error function is effectively calculated for a
change in parameter value.
Starting with the most sensitive parameter, each parameter is optimized individually. The
method of optimizing all seven parameters at the same time was investigated, but did not
deliver satisfactory results.
4.6.1 Determination of Sensitivity of Parameters
The change in the error function was theoretically calculated for a percentage change of
each parameter. The percentage change in parameters was held to a maximum of 1 %.
The error function is the weighted sum of the squared difference between measured and
calculated data.
Sensitivity of error function to change in parameters
% change in parameter
Figure 4-11 The comparison of the sensitivity of the model parameters on the error function
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Position Parameter
1 Cj
2 LI
3 Rj
4 Ls
5 Rs
6 Cl
7 C_Q_
Table 4-5 The order ofsensitivity of the parameters
4.6.2 The Optimization Algorithm
Newton's algorithm, as discussed in Appendix B, was once again implemented to
minimize the error function.
(4-23)
where 0'" and 0'21 are the maximum values of S"c and S21c, respectively. It serves as the
weighting function.
The first parameter to be optimized is indicated in table 4-5. Figure 4-12 states the
procedure followed to optimize all the parameters.
Number of
optimized
parameters <= 7
Figure 4-12 The method of optimizing the
model parameters
The de-embedding of the model was described in section 4-5, while the sensitivity
calculation is done on exactly the same principal as discussed above. The order of
sensitivity is calculated after each optimized parameter is de-embedded.
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4.6.3 Results
The results of the optimization algorithm can be seen in Fig. 4-13 and table 4-6.
The algorithm has improved the response of the Schottky diode model over the lower
frequency band, but not as much at the higher frequencies. The reason for this may be
that CL is not included in this model. It is only included for models extracted for
frequencies above 6 GHz. This will definitely affect the behavior at higher frequencies.
Input impedance
Measured
Optimized
Parameter Optimized
Value
Rj 1149 o
Cj 0.782 pF
Rs 6.383 n
Ls 1.076 nH
Cp 0.0821 pF
LI 0.9568 nH
Figure 4-13 The comparison of the measured
input impedance to the optimized model
Table 4-6 The optimized
model parameters
The change in the parameter values to obtain this slight improvement is not significant
due to the small difference between the optimized parameters and the original extracted
ones. The optimization algorithm can, however, be useful if the method of de-embedding
is not successful.
4.7 Examples of Parameter Extraction
The method of parameter extraction, as discussed in this chapter, was implemented on the
Schottky diodes selected in chapter 2. Where applicable, the verification of the behavior
of the nonlinear elements (R, and Cj) according to the discussed equations is also done.
The calculated results are tabulated.
4.7.1 HSMS-2810
These Schottky diodes are specifically designed to feature very low flicker noise. For the
purpose of this thesis, the HSMS-281 0 is characterized up to 3 GHz.
The optimized results for the DC extraction as well as the small signal parameter
extraction method are indicated in table 4-7. It is compared with the Spice parameters
from the data sheets.
45
Stellenbosch University http://scholar.sun.ac.za
Parameter Optimized Extracted Spice
Is 2.11 e-8 2.06e-8 4.8e-9
R. 12.82 12.85 10
N * * 1.08
EG * * 0.69
C;o 0.81e-12 0.73e-12 1.1e-12
Vi * * 0.65
a 29.81 29.9 *
Table 4-7 Schottky diode parameters for HSMS 2810
(* parameter that is not extracted from measurements)
The extracted and Spice parameters of the HSMS 2810 Schottky diode are in reasonable
good agreement. The extracted saturation current does differ a bit from the value obtained
from its data sheets, but it will not influence a biased detector design seriously.
Input Admittance - HSMS 2810
Zero bias Vbias = 173.2 mV
Ibias = 4.2 uA
Measured [TRL]
Optimized [Newton]
Extracted [de-embedding]
Vbias = 0.253 V
Ibias = 57.8 uA
Figure 4-14 The comparison ofthe measured input admittance to the extracted one for the HSMS
2810 diode
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The extraction of the intrinsic junction parameters was done by means of the de-
embedding procedure previously discussed. These values were optimized with the
Newton algorithm to obtain the values expressed in table 4-8.
A comparison of the input admittances for the measured, extracted and optimized
procedures is indicated in Fig. 4-14 for different bias currents. It can be seen that there is
a very good agreement between the extracted model and the measured one.
Bias current (A) R ropt.] (n) R reaIc.] (n) Cj [opt.] (F) ,Cj [calc.] (F)
Zero 185.97e3 I.323e6 0.8Ie-I2 0.8Ie-I2
4.2e-6 2.635e3 6.6Ie3 1.05e-12 Ie-I2
57.8e-6 672.2 482.85 I.25e-I2 1.15e-I2
Table 4-8 The effect of bias current on the extracted and calculated intrinsic parameters - HSMS
2810
The calculated values from table 4-8 were obtained from equations [3-3] and [4-3]. The
junction capacitance values are in good agreement with the extracted ones. The junction
resistance does differ quite severely at very low bias currents. The reason for this is the
difference between the data sheet and extracted saturation current. At higher bias currents
the effect of Is gets smaller and the comparison in junction resistance improves. If a
biased detector is therefore designed, the design equations describing the junction
parameters can be used with confidence. However, if a zero biased detector is designed, it
is advisable to extract the junction parameters, especially the junction resistance. This
will be demonstrated with HSMS 2850 Schottky diode, which is a zero bias diode.
4.7.2 HSMS-2820
This series of Schottky diodes is the best all-round choice for most applications, featuring
low series resistance, low forward voltage at all current levels and good RF
characteristics. The diode model is extracted for frequencies up to 3 GHz.
A comparison between the extracted and Spice parameters, obtained from the DC and
small signal extraction method are once again indicated in table 4-9.
Parameter Optimized Extracted Spice Units
Is 1.97e-8 1.93e-8 2.2e-8 A
Rs 13.05 13.05 6 n
N * * 1.08
EG * * 0.69 eV
CiO 0.8ge-I2 0.86e-I2 0.7e-I2 F
Vi * * 0.65 V
a 30.27 30.34 *
Table 4-9 Schottky diode parameters for HSMS 2820
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(* parameter that is not extracted from measurements)
The parameter values are, once again, in good agreement and provide a good fit with the
diode's DC characteristics. The only relative big difference between the extracted values
and the values provided by the manufacturer is the series resistance value. This resistance
will influence the detector design, especially at the lower frequencies. R, is slightly
dependent on bias current and temperature, but usually it is acceptable to ignore these
effects. It is, however, possible that this can be the reason for the difference in value.
Input Admittance - HSMS 2820
Zero bias
Vbias = 125.4 mV
hias = 3.9 uA
Extracted [de-embedding]
Measured [TRL]
Optimized [Newton]
Vbias=O.193 V
Ibias = 38.7 uA
Figure 4-15 The comparison ofthe measured input admittance to the extracted one for the HSMS
2820 diode
The extraction of the intrinsic junction parameters were done by means of the de-
embedding procedure and refmed by using the optimization algorithm of Newton. The
results are indicated in table 4-10.
A comparison between the extracted, measured and optimized input admittances for the
HSMS 2820 diode at different bias current gives satisfactory results. (Fig. 4-15)
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Bias current (A) Ri [opt.] (n) Ri [calc.] (n) Cj [opt.] (F) c, [calc.] (F)
Zero 115.Ie3 1.417e6 0.8ge-I2 0.8ge-I2
3.ge-6 2.542e3 7.12e3 1.05e-I2 0.9ge-12
38.7e-6 768.3 721.05 1.2ge-12 1.06e-12
Table 4-10 The effect of bias current on the extracted and calculated intrinsic parameters-
HSMS 2820
The calculated parameters in table 4-10 are obtained from equations [3-3] and [4-3]. The
differences between the extracted values and optimized ones are in the same order as for
the HSMS 2810 diode. The explanation in section 4.7.2 is also valid. An increase in bias
current improves the similarity.
4.7.3 HSMS-2850
This family of zero bias Schottky diodes has been designed and optimized for use in
small signal applications. For the purpose of this thesis, the HSMS-2850 is characterized
up to 3 GHz.
A comparison between the extracted (obtained from measurements) and Spice (obtained
from data sheets) parameters are indicated in table 4-11.
Parameter Optimized Extracted Spice Units
Is 2.06e-5 2.06e-5 3e-6 A
Rs 23.64 23.64 25 n
N * * 1.06
EG * * 0.69 eV
Co 0.13e-12 0.202e-12 0.18e-12 F
Vi * * 0.35 V
a 17.75 17.74 *
Table 4-11 Schottky diode parameters for HSMS 2850
(* parameter that is not extracted from measurements)
As in the case for the HSMS 2810 diode, the only parameter that differs to a certain
extent from the manufacturers' parameter, is the saturation current. Being a zero biased
diode, does effect the influence this will have on the design of a detector.
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Input Admittance - HSMS 2850
Zero bias
Vbias=8.1mV
Ibias = 50.7 uA
Extracted [de-embedding]
Measured [TRL]
Optimized [Newton]
Vbias=44.1 mV
hias = 108.5 uA
Figure 4-16 The comparison ofthe measured input admittance to the extracted one for the HSMS
2850 diode
The intrinsic junction parameters were obtained from the de-embedding procedure and
the Newton optimization algorithm. The results are shown in table 4-12.
The comparison between the measured, extracted and optimized input admittance results
in fig 4-16 gives satisfactory results for different bias currents.
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Bias current (A) Ri [opt.] (0) n, [calc.] (0) Cj [opt.] (F) Cj [calc.] (F)
Zero 14.28e3 1.35e3 0.13e-12 0.13e-12
50.7e-6 981.12 391.57 0.16e-12 0.13e-12
108.5e-6 611.35 216.26 0.22e-12 0.14e-12
Table 4-12 The effect of bias current on the extracted and calculated intrinsic parameters - HSMS
2850
The calculated parameters in table 4-12 were obtained from equation [3-3] and [4-3]. The
junction capacitance is once again in good agreement with its extracted value, but the
difference in junction resistance is not acceptable. The HSMS 2850 diode is a zero biased
diode and therefore no bias current is used. It is advisable to use the extracted values for
the intrinsic parameters, instead of the manufacturers' values indicated on the diode's
data sheets. This will improve the results of the matching circuit to a large extent.
4.7.4 HSMS-8101
This low cost microwave Schottky diode is specifically designed for use at XlKu bands.
For the purpose of this thesis, the HSMS-8101 diode is characterized in the 8-12 GHz
band.
The Spice parameters presented in the HP data sheets are indicated in table 4-13.
Parameter Optimized Extracted Spice Units
Is 3.13e-8 2.94e-8 4.6e-8 A
Rs 10.52 lO 6 0
N * * 1.09
EG * * 0.69 eV
c, 0.143e-12 0.13ge-12 0.18e-12 F
Vi * * 0.5 V
a 35.67 35.96 *
Table 4-13 Schottky diode parameters for HSMS 8101
(* parameter that is not extracted from measurements)
The parameters extracted from the DC IV characteristics are also indicated in table 4-13
To successfully extract the intrinsic parameters from small signal measurements needs
more skill. Due to the high frequency range [X-band] it is more difficult to characterize
the diode. Temperature effects the measurements and parasitic elements have a bigger
influence on results. The model will not be extracted for temperature vanance.
Temperature effects will be considered for the detector circuit simulations only.
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Input Admittance - HSMS 8101
Vbias=51 mV
Ibias= 6 uA
Vbias= 84 mV
Ibias = 16.4 uA
-- Extracted [dembedding]
-- Measured
-- Optimized [Newton]
Vbias= 0.147 V
Ibias = 83.7 uA
Figure 4-17 The comparison of the measured input admittance to the extracted one for the HSMS
8101 diode
The effect of R. and Rj will be more at the lower frequencies, while the other parasitic
parameters will have a larger influence at the higher frequencies. This was discussed in
chapter 2.
Bias current (A) Rj [opt.] (n) Rj [calc.] (n) Cj [opt.] (F) Cj [calc.] (F)
6e-6 4.23e3 4.62e3 0.143e-12 0.151e-12
16.4e-6 2.21e3 1.7e3 0.146e-12 0.156e-12
83.7e-6 651 333.4 0.166e-12 0.17e-12
Table 4-14 The effect of bias current on the extracted and calculated intrinsic parameters -HSMS
8101
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The calculated values in table 4-14 are once again obtained from eq [3-3] and [4-3]. The
calculated values compares reasonably well with the extracted values. The difference will
not lead to gross differences in design and simulation applications.
4.8 Conclusions
It is shown that the characterization of the Schottky diode by means of a Schottky diode
model can be done from DC and small signal measurements.
The method of de-embedding the extrinsic parasitic parameters is used to calculate the
nonlinear intrinsic junction parameters. The method is very successful if the parasitic
parameters are known from data sheets.
The method is extended further with the addition of an optimization algorithm to improve
the extracted model. The poor sensitivity of some of the parameters prevent the
optimization algorithm of convergence. By optimizing each parameter individually, from
the most sensitive to the least sensitive parameter, good results are obtained. The effect of
each optimized parameter is de-embedded, before optimizing the next.
The design equations, describing the nonlinear junction parameters, are fairly accurate in
predicting the values, although at very low biasing levels (and zero bias) it is advised to
use the extracted parameters.
The models extracted for the diodes used, proves that the Schottky diode model can be
successfully extracted through measurements.
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Chapter 5
5 The Design of Matching Circuits
The most crucial part in the design of diode detectors is the matching circuit. It influences
the sensitivity and dynamic range of the detector to a large extent. A poorly matched
detector will have an understandably disappointing small signal performance. In this
chapter, some design techniques will be investigated and applied to practical detector
circuits. In most cases the designer must make the decision between the importance of
sensitivity and VSWR. In small signal detectors, sensitivity is very jrnportant. In large
signal detectors it is not that crucial. The matching circuitry for large signal detectors is
therefore much easier to design or does not need design at all.
5.1 Background
The use of tables for designing impedance matching filters for real loads is well known.
Simple complex loads can often be matched by this technique by incorporating the
imaginary portion of the load into the first element. This technique is rarely useful for
matching diodes, because the equivalent circuit for the diode must include several real
and imaginary elements. The diode is represented by its extracted or Spice model. A
narrowband or wideband matching technique can be used to match the detector circuit.
The use of Chebyshev filters for matching purposes was also examined, but is discussed
in Appendix 0 [46].
5.2 Calculation of the Input Impedance of a Diode
In order to design a good matching network, the input impedance of the diode must be
accurately calculated. It is done by using the diode model as building block. Both the
Spice- and the extracted model, from DC - and small signal measurements, are used.
The input impedance of a diode is a function of power absorbed. The diode impedance
will change when a matching circuit is added. A matching circuit designed for a diode
with for example one milliwatt incident power would be incorrect for a diode absorbing
one milliwatt. That is why the rectified or bias current is monitored. A diode model is
extracted or calculated for a specific bias current.
To calculate the input impedance is simple (see Fig. 4-10)
IS-II
The values of the parameters in eq [5-1] is calculated or extracted at a specific bias
current. The calculation of an optimum bias current will be discussed in chapter 6.
From [5-1] the V-parameters can be calculated
Yll = 1~/ z;
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Y21 = -Yll
Y22 = Yll
Y12 = Y21 [5-21
The effect of other extrinsic parameters, for example connectors, will influence the Y-or
Z-parameters as calculated above
[see figure 4-10]
Yll=Yll+G
Y22= Y22+G [5-3)
where G is the admittance of the extrinsic capacitance CL.
To add the extra inductance, the V-parameters are converted to Z-parameters [16].
ZII = Y_2_2__
Yll.Y22 -YI2.Y21
-Y21
Z21=-----------
Yll.Y22 - Y12.Y21
-Y21
ZI2=-------
Yl1.Y22 - Y12.Y21
Z22 = Y_I_I__
Yll.Y22 - Y12.Y21
[5-4)
The impedance of the extrinsic inductance can now be added
ZII = Z11 + Y
Z11 = ZII + Y [5-5)
where Y is the impedance of the extrinsic inductance LL.
The Z-parameters can then be converted back to Y-parameters [16].
Yl1 = Z_2_2 _
ZII.z22 - Z12.z21
-Z12
Yl2 = -------
ZI1.Z22 - Z12.z21
Y21= -Z21
Z11.z22 - Z12.z21
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Y22 = Z_I_I _
ZI1.Z22 - Z12.221
[5-61
Y Il is the parameter that will be matched to the source input impedance, usually 50 Q.
5.2.1 The Modeling of Transmission Lines for Matching
Figure 5-1 Transmission line parameters
The immittance of a transmission line is given by [39]
Zin = Zo ZL + jZo tan(O)
Zo + jZL tan(O)
Yin = Yo YL+ jYo tan(O)
Yo +JYL tan(O)
[5-7)
For an open-circuited line, ZL = 00 and YL=0, hence
Zin; = - jZo cot(O)
Yini. = jYo tan(O) [5-8)
For a shorted line, ZL=0 and YL=00, hence
Zin, = jZo tan(O)
Yin, = - jYo cot(O) [5-91
where ZL, YL are the load impedance and admittance and Zo , Yo are the characteristic
impedance and admittance of the transmission line, respectively.
e is the electrical length of the transmission line
Eq [5-7] to [5-9] is implemented in MATLAB to design the matching network, for a load
admittance calculated as discussed before.
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5.3 Narrowband Matching
The simplest type of impedance matching would be to match at the center frequency and
accept the results at other frequencies. This technique will be explained by means of an
example. The HSMS-2850 will be considered which is a zero bias Schottky diode.
LL
~ __ ~rnn-~~~~+ __ nry~.
0.5 nH
Figure 5-2 The Schottky diode model for
the HSMS-2850 zero bias diode
The input impedance (or admittance as plotted in Fig. 5-3) is calculated as discussed in
section 5.2, over a frequency span between 900 MHz and 930 MHz.
Swp Min
900MHz
Figure 5-3 The narrowband matching technique for Schottky diodes
The first step in doing a narrowband match, is to add a piece of transmission line in series
with the diode, resulting in position Yl on the Smith chart in Fig. 5-3. Yl is on the unity
real circle.
The second step is to add a transmission line shunted to ground, pulling the admittance to
Y2 on the same figure.
The third and final step centers the theoretical mismatch and functions as an input line to
the connector.
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5.4 Broadband Matching
Broadband design techniques must consider the entire frequency band in the matching
procedure. It is usually sufficient to work with the center and end frequencies. A two-step
procedure is as follows [25]
• First a length of series transrmssion line is added to the diode to make the
conductance at band edges equal to the inverse of the conductance at resonance.
• The other element in the matching circuit is a shunt resonant transmission line
shorted to ground, to bring the band edges together. Characteristic impedance and
length are best determined by solving the resonance equations at band edge
frequencies.
The easiest way to explain this technique properly will be by means of an application
example. Let us consider an extracted Schottky diode model shown in Fig.5-4 in the 8-12
GHz frequency band.
Cp
O. pF
Figure 5-4 The Schottky diode model for a
wideband match
Fig.5-5 shows the three steps in the matching procedure for the detector diode. The two-
step matching technique as mentioned above was implemented in MATLAB as a
wide band-matching algorithm.
Y\(',_';/'=-'~...<,
/( \.
~
\\'.:\.:~- /
",,- .
Admittance
Swp Max
12GHz
Swp Min
8GHz
Figure 5-5 The wide band matching technique for Schottky diodes
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The first step, as mentioned above, is to add a piece of transmission line, with
characteristic impedance and an electrical length as indicated in Fig.5-5, to the diode. The
Y I curve in Fig.5-5 is reached, obtaining equal conductance at the band edges and the
inverse of this value at the center frequency. It is not always possible to make the center
frequency conductance equal to the inverse of the band edge frequencies. There can,
however, be compensated for this by adding a third step to the procedure as will be
discussed below. A short circuit transmission line stub is used to resonate the band edges.
The reason for using a short circuit and not an open circuit stub is to create a DC return
path for the diode. A short circuit is also better defined than an open' circuit, which is a
deciding factor.
The characteristic impedance and electrical length are calculated by solving the
resonance equations [5-7]-[5-9]
50---+X1 =0
Zo tanB
50
( )
+X2=0
Zo tan io 15-10)
where XI and X2 are the normalized conductance at the band edges and
k is the relationship between the band edges (k=fhigJ/fiow)
Zo is the characteristic impedance of the stub
e is the electrical length of the stub
Eq [5-10] must be solved simultaneously to calculate Zo and e.
Y2 is reached in Fig. 5-5. The final step is to add another piece of transmission line to
center the matching curve on the smith chart, reaching Y3 in Fig. 5-5
A good starting value for the characteristic impedance, of the third piece of transmission
line, is found by estimating the final value of center frequency conductance and
calculating the geometric mean of this value and the value at Y2. The final value may be
estimated by assuming the final admittance plot will have the same diameter on the Smith
Chart as Y2 [25].
Admittance
Swp Max
12GHz
Figure 5-6 The wideband matching technique for Schottky diodes with a shunt resistance
Swp Min
8GHz
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Although the maximum VSWR obtained in this example is adequate for many detector
applications, a smaller reflection coefficient is required in some cases in order to avoid
deterioration of performance of adjacent circuits. It is often permissible to sacrifice some
sensitivity in order to improve the VSWR. This technique is indicated in Fig.5-6. The
diode admittance is firstly moved closer to the center of the Smith Chart by adding a 300
n resistor across the diode. The three matching elements are then added as before.
Sensitivity may be traded for VSWR by adjusting the value of the shunt resistor. Another
technique for reducing mismatch loss in detector diodes is the use of increased bias
current. As discussed before, this reduces the junction resistance, and the diode is
therefore a better match to 50 n.
Unfortunately the reduction of junction resistance increases the loss in the diode series
resistance. An increase in bias current also deteriorates the tangential sensitivity, which
was discussed in section 2.
5.5 Implementation in MATLAB
The techniques discussed in this chapter are implemented in Matlab.
Calculate input
impedance/admittance
Narrowband match!
Wideband match
Resistance in shunt!
Increase bias current
Figure 5-7 Block diagram representation of the matching module
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5.6 Resistive Matching for Large Signal Detectors
As mentioned before, detector circuits can be divided into two types, large signal (Pin> -
20 dBm) and small signal (Pin < -20 dBm). In general, the large signal detector use
resistive impedance matching at the input to improve flatness over the frequency band.
This is possible since the input signal levels are high enough to produce adequate output
voltages without the need for a high Q reactive input matching network. These circuits
are self-biased therefore no external DC bias is needed.
5.7 Conclusion
It is clear that although the matching of a detector circuit seems quite simple, there is
much to consider when designing the circuit. The matching circuit influences the small
signal performance of the detector to a large extent. When matching for a flat response
over a wide band there are a few prices to pay. Firstly a deterioration of the sensitivity of
the detector is on line. This can be due to the extensive use of bias current to improve the
VSWR, or the addition of a shunt resistance to the diode. Both of these methods have a
negative influence on the sensitivity of the detector. The reasons were discussed in this
chapter and previous ones. A second parameter that is affected is the TSS. An extensive
use of bias current introduces flicker noise in the diode, deteriorating the smallest signal
to be measured (TSS). The use of a shunt resistance also affect this parameter, because of
the power lost in the resistor instead of being converted to a measurable output voltage.
Taking everything into consideration, if reflections are a serious threat to other circuits in
the system design, it is worth it to improve the VSWR by techniques as discussed above.
However, if this is not the case and operation specifications are well met with the original
design, especially if the design is narrow band, a perfect wideband match is not crucial.
The extensive use of bias current or the use of a shunt resistance will not necessarily
result in an improvement in performance.
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Chapter 6
6 The Design of Diode Detectors
6.1 Introduction
The design of various types of detectors will be discussed in this chapter. For example
zero biased detectors, small signal detectors with maximum sensitivity or maximum
bandwidth, as well as large signal detectors.
The first four chapters covered the theory of Schottky diodes and its behavior; how to
extract a reliable model for the diode; the performance characteristics and behavior of
Schottky detectors; some design features and equations; different matching techniques for
narrowband and wideband matching. Simulations and measurements were done on
examples to highlight certain behaviors and extreme cases. In this chapter all the
knowledge and experience obtained in the previous chapters are combined in a MATLAB
algorithm for detector design.
IBEGINI
+
Use Spice modelIData of Spicel Spice Measure .I Param~ter Iormodel 1
Characterize
"I extraction
j_
ournrn]
j_
[Center frequency
+
OUTPUT21
!
PRIORITY
TSS Bandwidth BW
1 or 1TSS
MaximumTSS MaximumBW
Calculate biasing Calculate biasing
Accept BW Accept input power
I ICalculatelowpass filter
CL& RL
!
OUTPUT31
! Increase biasing /MATCHING
Yes VSWR No Add resistor inNarrowband/
satisfactory t---Broadband shunt
IANALYSIS Final Output J
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Figure 6-1 Block diagram of the algorithm to design diode detectors
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NAME OUTPUT DATA
OUTPUT I IV curve; Ri, c,
OUTPUT2 TSS
OUTPUT3 Sensitivity; VSWR
Final Output Vour.Sensitivity
Table 6-1 Description of output results produced by the detector design algorithm
6.2 Bias Current
Apart from the design of the matching circuit of a diode detector, the design of the bias
current has the largest influence on a detector's performance. The bias current influences
the voltage sensitivity, tangential sensitivity, bandwidth and input impedance (therefore
the VSWR).
It is necessary to make one important decision when designing diode detectors. That is,
whether you want to design a detector with maximum bandwidth or maximum TSS (in
other words dynamic range) or maximum sensitivity. Both cases are considered.
6.2.1 Design for Maximum TSS
The design of the bias current for maximum TSS is largely based on two equations
presented in chapter 3. The equation for TSS, eq [3-1], and the equation expressing
voltage sensitivity, eq [3-8]. There is of course also the option to use a zero biased diode
in which case the design of bias current can be neglected.
Considering eq [3-1] it can be shown that there is a value of bias current for which the
detector will have a maximum TSS. This can be calculated by finding the local minimum
of eq [3-1].
The calculation is not a straightforward differential due to the complexity of the equation.
The calculation is done with a simple algorithm performing a linear search. The search-
region is divided into a minimum of five sections. The average value of each section is
calculated, keeping the section with the smallest average. This is done repeatedly until
the minimum value and corresponding external bias current is found.
if)
if)
!::_
=o
~
Bias current [uA] Bias current [uA)
Figure 6-2 Graphical representation of the calculation of the minimum TSS
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Ifwe assume that the output amplifier contributes negligible noise compared to the diode,
RA can be neglected in eq [3-1]. Differentiating this simplified expression yields an
approximate value of the optimum bias as [23]
16-11
6.2.2 Design for Maximum Bandwidth
In the design for maximum bandwidth a different approach is necessary, because
matching together with the output circuit, are the limiting factors in this design and not
the bias current.
If the designer wants to put a limit on the input power to the detector, a bias current can
be calculated that will result in maximum bandwidth. This can be done by once again
using eq [3-1]. With bandwidth as the subject of the equation and bias current as the
unknown, a linear search can be performed, as before, resulting in maximum bandwidth
in correspondence with the bias current.
As mentioned before, the current is not the limiting factor, the output circuit and the
matching circuit are. This is discussed in chapter 5 and section 6-3.
The design of bias current is done at a specific design chosen temperature, by using the
temperature variant variables at the design temperature. The temperature variant variables
are Is and Rj. These characteristics are described by eq [3-l3] and [3-14]
The bias current calculated are used to finalize the diode model on which further design
is done. The two parameters in the diode model that are directly influenced by the bias
current is the junction resistance and capacitance.
6.3 Output Circuit
In the output circuit, RL represents the load or amplifier input resistance, and CL
represents the amplifier input capacitance as, the stray and cable capacitances that may be
present in the output circuit as well as the RF bypass capacitor. These Rand C elements
will impose a limit on the upper 3 dB cut-off frequency of this circuit, which is given by
(6-2]
The RLCLtime constant can be reduced by reducing all the element values within certain
limits. A severe reduction in the value of the bypass capacitance will lead to poor RF
isolation and a decrease in the signal level delivered to the diode. The reactance of this
capacitor at the operating frequency should be kept less than 10 % of the RF impedance
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of the diode. At low RF frequencies and wide bandwidths, this capacitor can be replaced
by a low pass filter structure as shown in Fig. 6-3
v Il__.__ .......I T
Rv
Figure 6-3 A lowpass structure
Alternately, either RL or Ry can be reduced. The amount that RL can be reduced is often
limited if voltage amplification is desired since the output voltage of the detector is
maximized by making RL large. Ry of the diode can be lowered by increasing the bias
current. Although this results in reduced sensitivity, it may be needed to achieve the
required bandwidth. A reduction of video resistance has other beneficial effects. It can,
for instance, be adjusted to be the optimum source resistance value for a minimum noise
figure of the video amplifier. When this is desired, Ry should be adjusted so that [23]
[6-3)
where RNs is the equivalent series noise resistance of the amplifier and RNP is the
equivalent parallel noise resistance of the amplifier.
6.4 Removing the DC Offset
If the detector structure is taken into consideration, one important aspect that has not been
discussed, is removing a possible DC offset. A DC offset will be present at the output of
the detector due to the diode's biasing. To remove the offset does not have to be a
problem. If the detector is operated at very low power levels (Pin < -40 dBm),
compensation for the offset is necessary to increase the sensitivity that can be measured.
The limitation, however, is on the side of the measuring device and not the detector.
Two possible solutions are presented:
The use of a low noise operational amplifier will remove any DC offset, without adding
excessive unnecessary noise to the system. The amplifier must be tuned until a DC value
of zero is obtained at the needed input level.
A more system-based solution will be to use a second identical biased diode to drive the
low noise operational amplifier. The second diode will have exactly the same properties
as the first, for example, temperature effects. This solution, however, means the use of
the unconnected pair diode package which is more expensive and sometimes unavailable.
[see Appendix G]
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6.5 Design Example 1 - 950 MHz
6.5.1 Background
This detector is for use as a field strength meter. The detector is the final building block
in the design of the power meter system. It must convert the RF power to a DC voltage
that can be digitally logged.
Specifications Value
Operating frequency 935 MHz - 960 MHz
Measurable power -55 dBm - -10 dBm
Table 6-2 Specifications of design example 1 - 950 MHz
Taking these specifications into consideration, there are a few decisions and observations
the designer must make. Firstly, this is a small signal detector operating over a relative
narrow band. It will be a good starting point to design a narrowband, maximum
sensitivity detector. However a wideband matching circuit will also be considered.
6.5.2 Schottky Diode and Models
The first step, and probably the most important one, is to decide on an appropriate diode.
The decision making factors are the operating frequency and if a bias or zero-bias diode
will be used. Let us firstly consider the zero-bias HSMS-2850 HP Schottky diode. It is
optimized for use in small signal applications at frequencies below 1.5 GHz and is ideal
where primary (DC bias) power is not available.
The Schottky diode model is already extracted for this diode in chapter 4 and will be used
as it is. A good idea is to also consider the Spice model for this diode, because the
designer does not always want to go through the trouble of extracting a model. A
comparison will be made between the two models.
Parameter Units Extracted Spice
c, pF 0.13 0.18
EG eV * 0.69
Is A 2.1e-5 3e-6
N * 1.06
Rs n 23.64 25
Vi V 0.35 0.35
Table 6-3 Model parameters for design example I - 950 MHz
The Spice parameters that are used in the detector design and analysis are indicated in
table 6-3. (* indicates the parameters that does not need to be extracted)
66
Stellenbosch University http://scholar.sun.ac.za
IV data - HSMS- 2850
0.03
model
0 measured
0.02
<" 00 0.08 pF
32 0 0.5 nH0.01 0 ..../YY'Y'I
0
0
0
0 0.5
VdM
Figure 6-4 The IV curve and small signal model of the HSMS 2850 diode for Design example 1 - 950 MHz
As discussed in chapter 4, the junction resistance and capacitance are non-linear and are
described by eq [2-3] and [4-3]. These two nonlinear parameters have the biggest
influence on detector performance and needs to be well defined.
Junction Capacitance Junction Resistance
0.23 1.5
Li:' 0.22 C..e. ~
~ 0.21 IDu
C c
2 (Il<) 0.2 Ui
(Il .~ 0.5a.
(3 0.19 0::
0.18 0
0 2 3 0 2 3
Current [mA] Current [mA]
Figure 6-5 The junction parameters performance over bias current for Design example 1 - 950
MHz
6.5.3 Bias Current
Due to the use of the zero bias Schottky diode, there is no initial design for bias current.
The bias current influences the sensitivity and it is therefore not known if the measurable
power of table 6-2 will be reached. The diode, however, is optimized for small signal
detection in the operating frequency region, which at this stage must be accepted as
guarantee for the design.
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6.5.4 Output Circuit
As previously said, the operating frequency is between 935 and 960 MHz, which give a
bandwidth of 25 MHz. The application of the design, however, is as a power meter and
not as a receiver. The design of the output circuit is therefore less crucial, due to the
absence of a detected video signal. The output circuit serves as the separation between
the RF and the detection side of the circuit. It must provide a good RF short circuit to the
diode, to insure that all the RF voltage appears across the diode terminals.
A capacitance of CL= 100 pF will be adequate for this application, together with a load
resistance of RL > 100 kO. The load resistance is the input impedance of either a pre-
amplifier or the measuring equipment being an oscilloscope or RMS voltmeter. For both
cases RL> 100 kO is a reasonable ask.
6.5.5 Matching Circuit
The matching of the detector design, thus far, to a source impedance of 50 0 is a crucial
part of the design. A wideband match, as discussed in chapter 5, is done first. The
detector is matched over the span of 900 MHz to 1 GHz.
Admittance
Swp Max
OMHz
wpMin
900MHz
Figure 6-6 Representation of the wideband matching technique applied on design example 1 - 950
MHz
The result of the three step matching technique, discussed in chapter 5, is shown in Fig.6-
6. A 300 0 resistor is added in shunt to improve the VSWR before matching is done.
The realization of the detector at 950 MHz as presented in Fig. 6-6 and 6-9 is not very
elegant and a bit too large. It is possible to use lumped elements with distributed elements
to decrease the size of the design.
Another design is presented that includes the lumped inductance of 68 nH. It is a
narrowband match and consists of much shorter transmission lines, which is a positive
improvement.
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Admittance
S-.p Max
960MHz
S-.p Min
935MHz
Figure 6-7 Representation of the narrowband matching technique applied to design example 1-
950MHz
6.5.6 The Final Design
The two designs are designed in microstrip. A detailed discussion on the calculation of
the line lengths and widths are done in Appendix E. The results are summarized in this
chapter.
950 MHz
316mm
238 mm
E 2.51
Substrate hei 1.581 mm
o 0
ht
Figure 6-8 The circuit layout and parameters for Design example 1 - 950 MHz [I)
69
Stellenbosch University http://scholar.sun.ac.za
950 MHz
316 mm
251 mm
2.17
Substrate hei ht 0.508 mm
q
~---__] ~
.____:__
L._
Figure 6-9 The circuit layout and parameters for Design example 1 - 950 MHz (2)
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6.6 Design Example 2 - 2.45 GHz
6.6.1 Background
The design of this detector is for a narrowband, nummum tangential sensitivity
application (optimized for lowest possible detection). The application is for the
measurement of possible leakage of power in microwave ovens.
Specifications Value
Operating frequency 2.4 GHz - 2.5 GHz
~easurable power Minimurn tangential sensitivity
Table 6-4 Specifications for design example 2 - 2.45 GHz
The design specifications are indicated in table 6-4
6.6.2 Schottky Diode and Models
The Schottky diode in discussion to be used in this application is either the HP HS~S-
2810 or the HS~S-2820. Their characteristics are very similar and it was decided to use
the HS~S-2820 diode. It features low series resistance, low forward voltage at all current
levels and good RF characteristics. The diode is optimized for use at frequencies below 3
GHz, which is adequate for this application.
The Schottky diode model parameters are extracted up to 3 GHz in chapter 4. The
extracted parameters, as well as the calculated and Spice parameters, are indicated in
table 6-5.
Parameter Units Extracted Spice
c, pF 0.89 0.7
EG eV * 0.69
Is A 1.97e-8 2.2e-8
N * 1.08
Rs n 13.05 6
Vj V 0.65 0.65
Table 6-5 Model parameters for design example 2 - 2.45 GHz
(* indicates the parameters that does not need to be extracted)
The small signal parameters as well as the DC characteristics used in this design are
indicated in Fig. 6-10. Both models were extracted and expressed in chapter 4. The model
is adequate for frequencies up to 3 GHz.
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IV data - HSMS-2820
0.03 r;=======;----~
0.01
- model
o measured
0.02
O~--~~~----~--~
o 0.2 0.4 0.6 0.8
Vd [V]
•
0.5 nH
~ __ ~YYYL~~~~_+-_rnnn
Figure 6-10 The IV curve and small signal model of the HSMS 2820 diode for Design example 2 - 2.45 GHz
The nonlinear junction parameters are described in Fig. 6-11.
Junction Capacitance
Li:' 1.05.eo
~ 1
c:
(II-"lj 0.95
(II
a.
8 0.9
0.85 L_ __ ~ __ ~ __ __j
o 2 4
Current [rnA]
Junction Resistance
1~ ,-------------------~
10-5 L_ ~ ~ _J
o6 62 4
Figure 6-11 The junction parameters performance over bias current for Design example 2 - 2.45 GHz
Current [rnA]
6.6.3 Bias Current
For this design the use of bias current is worth discussing. The design is for minimum
tangential sensitivity [TSS]. The design equations are discussed in section 6.2 and can be
applied to the design specifications of this detector design.
The parameters used to calculate TSS is indicated in table 6-6
Parameter Value Parameter Value
Bv 100 MHz Rs 13.05 n
Id Calculate CjO 0.89 pF
fN 3 kHz F 2.45 GHz
fL 100 Hz RA 500 o
Table 6-6 The parameters used in the calculation of TSS - design example 2 - 2.45 GHz
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TSS against bandwidth - optimum bias
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Figure 6-12 Graphical representation ofTSS
The calculated optimum bias current is 24.86 uA, which result in a minimum TSS of -
47.12 dBm.
If it is accepted that the amplifier contributes negligible noise compared to the diode to
the system, the optimum bias current can be calculated by eq [6.1], which is an easier
calculation. The calculation leaves an optimum bias current of 62 uA. The first calculated
bias current of 25 uA is used, which is the more accurate calculation.
6.6.4 Output Circuit
The output circuit once again serves as the separation between the RF and the detection
side of the circuit and must provide a good RF short circuit to the diode. Since the
application is power measurement and not a receiver, the design of the output circuit has
more freedom. The load resistance must be large, if possible not lower than RL= 100 kO
to maximize the detected voltage. A capacitance of CL = 100 pF is adequate for this
application.
Applying eq [6-2] gives the upper 3 dB cutoff frequency of fU(3 dB) = 15.89 kHz. The
cutoff frequency can be increased by either reducing the load resistance or capacitance,
but this will effect the sensitivity of the detector. Sensitivity is important in this
application and the relative small cutoff frequency is not a problem.
6.6.5 Matching Circuit
It was decided to do a narrowband match on the biased Schottky diode as discussed
above. The first step is once again to calculate the input impedance or admittance either
by measurement and the model extraction method, or by using the Spice parameters from
the manufacturers' data sheets together with the nonlinear junction equations. The results
obtained by the two methods are in good agreement with each other, especially when the
diode is biased with an optimum bias current.
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Admittance
Swp Max
2.5GHz
Yl
;...---:--
Swp Min
2.4GHz
Figure 6-13 Representation of the three step narrowband matching technique applied on design
example 2 - 2.45 GHz
The three-step narrowband matching technique is illustrated in Fig.6-13 The bias current
of 25 uA is enough to insure a good match, without using an additional shunt resistance
as previously discussed to improve the VSWR.
6.6.6 The Final Design
When a detector with optimum bias current is designed, it is worth to discuss the method
of designing a high input RF impedance on the DC excitation path. It must serve as the
RF choke, preventing any RF leakage. The excitation is done on the DC side of the diode
with the matching circuit serving as the DC return path. A radial stub is designed as a RF
choke at high frequencies. The theory of radial stub design is discussed in [51] and only
the results are shown here.
The detector circuit is realized in microstrip - see Appendix E for a discussion.
Center frequency 2.45 GHz
Wavelength [A.] 122 mm
Wavelength rA.!!] 97mm
E 2.17
Substrate height 0.508 mm
Figure 6-14 The layout and important parameters of design example 2 - 2.45 GHz
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6.7 Design Example 3 - 10 GHz
6.7.1 Background
This is a detector example designed for maximum sensitivity at a center frequency of 10
GHz. Its application is to detect the output of a FM discriminator in the X-band.
Specifications Value
Operating frequency 8 GHz-I2 GHz
Measurablepovver -40 dBm - 10 dBm
Table 6-7 Specifications of design example 3 -10 GHz
The specifications of the design is indicated in table 6.7
6.7.2 Schottky Diode and Models
The Schottky diode used in this application is the HP HSMS-81 01.The diode is
optimized for use at frequencies of 10-14 GHz (X-band). Its low capacitance contributes
to the optimum use in the X-band.
The Schottky diode model parameters are extracted up to 12 GHz in chapter 4. The
extracted parameters, as well as the calculated and Spice parameters, are· indicated in
table 6-8.
Parameter Units Extracted Spice
c, pF 0.142 0.18
EG eV * 0.69
Is A 3.13e-8 4.6e-8
N * 1.09
Rs n 10 6
Vi V 0.5 0.5
Table 6-8 Model parameters for design example 3 - 10 GHz
(* indicates the parameters that does not need to be extracted)
The DC characteristics and small signal diode model is indicated in Fig. 6-15.
IV data - HSMS-8101
0.01
- model
o measured
0.031'--------"
« 0.02
~
o
0.8nH
~;-~~~~~~,~~YYV
I
0.156 pFo~~~~~~-~-~
o 0.2 0.4 0.6
Vd [V]
0.8
Figure 6-15 The IV curve and small signal model of the HSMS-8101 diode for Design
Example 3 -10 GHz 75
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Due to the higher frequency of the design, the stray capacitance, modeling the package
legs and connector needs to be included in the small signal model.
Junction Capacitance
Li::'
E-
Ol 0.2
oc
~
"i3:g_ 0.15
<tio
0.1 L._ __ ~ __ ~ __ ___j
o 2 4
Junction Resistance
1~~---------.
Current [A]
1~L._---~----~----____j
o 2 64
Figure 6-16 The junction parameters performance over bias current for Design example 3 -10 GHz
Current [A[ x 10-3
6.7.3 Bias Current
The use of bias current needs to be discussed. Although this is a wideband design (8-12
GHz), tangential sensitivity (dynamic range) is also very important. It will therefore be
better to place the constraint on bandwidth and design for maximum sensitivity.
The parameters used to calculate the optimum bias current is indicated in table 6-9.
Parameter Value Parameter Value
Bv 4e9 GHz Rs n
Id Calculate CiO pF
fN 3 kHz F lO GHz
fL 100 Hz RA 500 n
Table 6-9 The parameters used in the calculation of TSS - Design Example3 - 10 GHz
The optimum bias current is calculated on 25.21 uA, giving a tangential sensitivity of
-38.21 dBm. This calculated value is within the design specifications.
E
!Il 36
~
CJ) 34
CJ)
I-
Tangential sensitivity
40,----,--------~
38
32
~--;--~. =-_._-_ ..--------
30~--~~-~-----~
o 50 100
Current [uA]
TSS against Bandwidth - optimum bias
-38 r------------,
~ -39
E
m
~ -40
CJ)
CJ)
I- -41
-42L_--~·--~------j
1000 2000 3000 4000
Bandwidth [MHz]
Figure 6-17 Graphical representation of TSS
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The small signal model of Fig. 6-16 is the result of a bias current of 25 uA, in other
words the optimum bias current.
6.7.4 Output Circuit
The output resistance needs to be as large as possible, usually it is equivalent to the input
impedance of a low noise amplifier. The load resistance of 100 ill,used up to this point,
is once again adequate. The load capacitance must serve as the RF short. At 10 GHz this
is not a problem and CL=100 pF will once again do for this application.
6.7.5 Matching Circuit
This design example is a wideband application and therefore needs a wideband matching
circuit. The first step before applying the three step matching procedure is to calculate the
diode's input impedance. The diode model that is used for this calculation was discussed
in chapter 4. The Spice model is in good agreement with the model extracted from the
measurements.
The results of the three step matching technique is illustrated in Fig. 6-17
Admittance
SWpMin
8GHz
Figure 6-18 Representation ofthe three step wideband matching technique applied on design
example 3 -10 GHz
The VSWR of the design is once again improved by the addition of a shunt resistance of
300 n. (not indicated on the Smith chart)
6.7.6 The Final Design
The final step of matching - the addition of the third transmission line - is modified to
improve practical representation. It is replaced with a tapered line. The design is
represented in microstrip.
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Center frequency 10 GHz
Wavelength pw1 30mm
Wavelength [Ae] 23.83 mm
E 2.17
Substrate height 0.508 mm
Figure 6-19 The layout and important parameters of design example 3 - 10 GHz
6.8 Conclusions
In this chapter a design procedure was presented to design diode detectors. The procedure
was presented as a step-by-step method for three different kinds of detectors. Firstly,
small signal maximum sensitivity detectors; secondly, small signal maximum bandwidth
detectors; and finally large signal detectors. The design of biasing current, the output
circuit and the matching circuit of the detector were discussed.
The chapter was concluded with three design examples, to present the method practically.
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Chapter 7
7 Analysis Algorithms
In this chapter emphasis is laid on the development of analysis algorithms that describes
the behavior of detector circuits.
The first algorithm is the Ritz-Galerkin method, which describes the detector output
curve by means of a summation of Bessel functions. The algorithm can handle bias
current, load resistance and temperature variances in the detector.
The second algorithm applies the Harmonic Balance (HB) technique to analyze a detector
circuit properly. All the parasitic parameters of a diode can be taken into consideration as
well as temperature, bias and load resistance effects.
The purpose of these algorithms is to serve as error-correcting algorithms to compensate
for the nonlinear behavior of diode detectors at higher power levels.
7.1 Ritz-Galerkin Method
It was already shown that diode detectors exhibit true square-law behavior at low power
levels. At higher power levels, there is a gradual change to a linear (peak-detecting) law.
The Ritz-Galerkin method provides an algebraic approach to the large-signal analysis of
exponential diode detector circuits.
7.1.1 Background
The Ritz-Galerkin method is used to obtain a closed-form algebraic solution that relates
the output voltage of a detector circuit to the incident RF power. The solution is valid
over the full dynamic range from square law to linear.
The diode is modeled as an exponential device obeying
[7-11
in series with a resistance R, and a=e/(nkT), where n is the diode ideality factor and k is
Boltzmann's constant. The junction capacitance is presented in parallel with the diode.
A relation is sought between the incident RF power, Pine,and the output voltage Vout• Pine
is the power impinging on the input port of the detector circuit, regardless of its matching
or non-linearity. Pabs is that portion of Pineactually absorbed by the nonlinear detector
circuit.
Practical detectors are normally operated in a non-maximum power transfer mode. In the
RG analysis the differential equation of the detector circuit is solved approximately,
yielding a relation between the RF generator voltage, Vg(t), and the output voltage, Vout.
The Pineis found from Vg(t).
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/Pine~
I •,'", , Video
: VOU!," -, amplifier
r-~~~~~~~~~-+~ ,
Figure 7-1 The detector circuit as analyzed by theRitz-Galerkin method
The differential equation is [41],[42]
rIo(a~8RgP;nc)= (I+ 10 +~J eXP{[1 + Rg + Rs Javo +aRJo} (7-2)
Is RJs RL
where
rIo is the zero order modified Bessel function.
a is a constant value (a.=e/nkT where n is the ideality factor, k is Boltzmann's
constant, T is temperature in °Kelvin and e is the electron charge)
Rg is the source resistance
Pine is the incident power
lo is the bias current
Is is the saturation current of the diode
Vo is the measured output voltage
RL is the load resistance
This expression includes the bias current lo. The actual detector response can be found
from eq [7-2] by calculating the input Pine as a function of the output quantity Vo, an
operation requiring the inverse of the modified Bessel function. In the absence of input
power, the static output VoeD) is found by solving eq [7-2] for Pine=D.The change in Vo in
response to a finite Pine is given by
[7-31
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7.1.2 Application of Theory
Eq [7-2] can be implemented in MATLAB and the response of a diode detector can be
calculated according to the Ritz-Galerkin theory.
NoYes
Figure 7-2 Block diagram of the Ritz-Galerkin algorithm
Ritz Galerkin theory
1e6
• 100e3
• 1e3
10~~----~----+-~------~
-50 -30 -10
Power [dBm)
Figure 7-3 Output result of detector for
varying load resistance -RG
10
1 §
MWO simulation
10 "
'S .1"
a.
'S
~ .01 ~
.l9
~ .001 ~
Figure 7-4 Output result of detector for
varying resistance - MWO
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Although the Ritz-Galerkin theory is in good agreement with the Microwave Office
simulations, all the diode parameters were not included in the MWO simulation. The
effect of other parasitic parameters will have a significant influence on results, especially
at higher frequencies. To include these effects in the RG-theory will make the algorithm
extremely complex and difficult to implement. The RG-theory does not consider high
frequency effects. It only includes the effects of load resistance, bias current and
temperature.
RG theory with bias current
"5
0..
"5o
Cl> - 10=5e-6.s -- 10=1e-6:g - .. 10=0.5e-6
5 _ .. 10=010 L_ __ ~ __ ~ ~
-40 ·30 ·20 ·10
Power [dBm]
o 10
Figure 7-5 The output of Ritz-Galerkin
method for a detector with varying bias
Fig 7-5 shows the effect of increasing DC forward bias current, lo, on the detector
transfer characteristic. The tendency is to move the characteristic towards the idealized
square law/linear-law shape, with no further change of shape thereafter.
7.1.3 Conclusion
The averaging method of Ritz and Galerkin can be used to obtain a closed-form solution
for the nonlinear behavior of diode detectors. This solution is valid over a very large
dynamic range. The Ritz-Galerkin method is successful in providing the basis for an
easily implemented error-correcting algorithm for power-measurement systems when
there are variations of load, bias current and temperature.
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72 Harmonic Balance Method
In this section the harmonic balance method, as a nonlinear circuit simulator, will be
discussed and implemented on a detector circuit. [6], [37], [48]
7.2.1 Background
When transient information is needed, there is no alternative to time-domain methods in
circuit analysis. However, these methods have some shortcomings when used to compute
the steady-state response of nonlinear microwave circuits. In nonlinear circuits, several
frequencies exist even if all time-varying sources are sinusoids of the same frequency,
due to nonlinear effects.
Harmonic balance analysis effectively partitions a circuit into two subcircuits: the linear
subcircuit, which contains all the linear parts, and the nonlinear subcircuit, which
contains only nonlinear elements. The two circuits are connected by a port as indicated in
Fig.7-6
I-~ II-nlI~:;i~~:·YI
L __ I L __ I
Linear subcircuit Nonlinear subcircuit
Figure 7-6 The presentation of a linear and nonlinear subcircuit
The voltage at the interconnecting port, the DC, fundamental frequency, and its
harmonics, are treated as variables. The harmonic balance process iteratively tries to find
a voltage that satisfies the linear circuit equation of the linear subcircuit, and the
nonlinear equation, describing the nonlinear subcircuit. The linear equation are easily
solved in the frequency domain, but the nonlinear equation must be solved in the time
domain. The frequency and time domain quantities are related by a Fourier series.
A detector circuit, as shown for example in Fig. 7-6, can be solved by the harmonic
balance method without much trouble.
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Setup of the Simplification Guess the I st Calculate the
circuit (linear ~ and description f------+ port voltage _____. port currents
and nonlinear) of the circuit
Optimize the port
voltage until port ..
currents are equal
~
Figure 7-7 Block diagram description of the procedure followed to setup the HB-algorithm
7.2.2 The Simplification of the Circuit
In order to implement the harmonic balance method, the detector circuit must be in its
simplest form. The nonlinear subcircuit (the diode) is represented by the nonlinear model
of the diode, consisting of the nonlinear resistance and capacitance. The linear subcircuit
consists of the Thevenin representation of the remaining part of the detector circuit,
including the diode parasitic values, the load resistance and capacitance and the source
impedance.
j-------------------------- r---------
I Rg LI Ls _AR.
I
I
iv~~ y + I reIIR ~
: '\. RL CpT Vport : J~ Jl
: Lc,~ - II
I
I CL I
1 ______ --------------------- 1 ______ --
Figure 7-8 The linear and nonlinear subcircuits with the diode's parasitic values included
Looking into the linear subcircuit from the port side:
[7-41
(7-51
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:v ZTH, TH,, .......,,
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,,---------------
Figure 7-9 The Thevenin equivalent of the linear subcircuit
See Appendix F for the simplification of the detector circuit with all the parasities
included - for X-band designs.
7.2.3 The Calculations of Port Voltages and Currents
Let us first consider the nonlinear subcircuit and its currents. The current through the
nonlinear resistance is described by the diode-equation.
[7-61
The current through the nonlinear capacitance is also known. The junction capacitance
for Schottky diodes is well defined for small signals.
Vport < v. [7-7)
The current through the capacitor can be easily calculated.
= c. dVport
icap J dt [7-8)
The calculation of dVporv'dtwill be discussed (see eq [7-20] and eq [7-21D.
The nonlinear current is, therefore:
[7-9)
8S
Stellenbosch University http://scholar.sun.ac.za
The linear current is equally simple to compute. It is done in the frequency domain and
the admittance of the linear subcircuit needs to be known at all the harmonics.
For example:
YeO) 0 0 0
0 Y(1) 0 0
Y= 0 0 Y(2) 0 [7-101
0 0 0 Y(K)
For a starting point, the value of the Vportvoltage is considered known, although it is
calculated by means of an optimization algorithm. VTHis the voltage the detector circuit is
excited with and is known.
The bridge between the frequency and time domain is the Fourier transform. Let us first
consider the Fourier transform.
Let VTH(t) be a combination of a finite number of sinusoids. The, all steady-state
waveforms in the circuit are approximately described by an appropriate truncated set of
frequencies [37].
[7-111
vTHis expanded as
K
VTH (I) = Vs (0) +L (Vsc (k) COS(iJkl + V," (k) sin (iJkI)
k~1
[7-121
VTH(t)is expressed in the frequency domain
[7-131
where V5(0) is the DC-component
Vs\k) is the real coefficient
VsS(k) is the imaginary coefficient
The conversion between the time and frequency domain can thus be done successfully
with the Fourier transform.
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To get back to the linear current in Fig. 7-9, it can be expressed as follows:
1L = r[vport - VTH1 [7-14)
where Vport and VTH are both in the frequency domain.
By calculating the inverse Fourier transform, the linear current can be converted back to
the time domain.
[7-151
Both the linear and nonlinear currents are now defined or calculated.
7.2.4 The Optimization Algorithm
An optimization algorithm is implemented to calculate the correct port voltages and
currents. The Newton optimization technique is used and proved to be very successful.
The method is discussed in Appendix B.
One of the important equations in the optimization algorithm is the error function. It
makes perfect sense to define this function to be the sum of the linear and nonlinear
currents, which must be minimized to zero.
For the HB algorithm the error function is defined as
[7-16)
As can be seen, only the real parts of the linear and nonlinear currents are considered.
The optimization algorithm only considers the currents that will have a direct effect on
the voltage output of the detector. This proves to be more than acceptable for accurate
simulation results.
Jacobian Computation
When the HB equation is solved by Newton's method, the Jacobian of the HB error is
required. The Jacobian can be computed numerically using differences. Although this
approach to Jacobian computation is extremely simple to code, forming the Jacobian
using numerical differences can consume the majority of computation time in a HB
algorithm. Considerable savings are obtained when the Jacobian is computed analytically
or semi-analytically.
The calculation of the Jacobian matrix, however, is the most complex and most critical
part in the optimization algorithm and needs some attention [37].
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The error function is already defined in eq. [7-16]. It is now necessary to start to define
the Jacobian. The Jacobian will be the voltage differential of the error function.
17-17)
The Jacobian of the linear and nonlinear port currents will be calculated separately and
added at the end.
Jacobian of Nonlinear Current
The nonlinear current is described in eq. [7-9]. The voltage differential of eq. [7-17] can
once again be separated into two parts. The current through the nonlinear resistance is
considered first and secondly, the current through the nonlinear capacitance.
From eq. [7-6]
did r av ]-- = Isale pon
dvporl
[7-18)
From eq. [7-8] and applying the chain rule:
[7-19)
Q D
Let us firstly consider Q:
The calculation of dVporJdt is not a straightforward differential. It can, however, be done
in the frequency domain. Differentiating in the time domain is equivalent to multiplying
with (s=jw) in the frequency domain. [40]
F[d~;)]=(jW)F(W) [7-20)
Therefore,
dVporl = F-'[' kV ]dl JW porI [7-21)
where jwk is a diagonal matrix, representing the differential in the frequency domain at
every harmonic.
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jwk = 0
jw(O) 0
o jw(I)
o
o
jw(2)
o
o
o 17-22)o
o o o jw(K)
The calculation of dC/dvportcan be done directly from eq. [7-7]
( J
-3/2
dC j = C JO 1_ Vpori
dv pori 2Vj Vj
[7-23)
It is thus possible to calculate Q analytically.
Let us now consider D:
Cj is simply a diagonal matrix of junction capacitance. D, however, must be computed
analytically.
D can be rewritten as follows:
D - !!_[dV pori1
dl dVport
~
T
[7-24)
It simplifies to:
0(1)
D= 0(2)
OCK)
0(1)
0(2)
0(3)
[7-25)
OCK) O(K -1) 0(1)
where
0= F-1 [Jwk.F(r)] [7-261
That concludes the calculation of the Jacobian for the nonlinear current.
Jacobian of Linear Current
The Jacobian of the linear current must be calculated numerically. The linear current was
calculated above as in eq. [7-14]. The calculation is done in the frequency domain.
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s= dIL = dlY(vport-VTH)J=yd(Vport-VTH)
-r: o: ~
17-271
dv
eq. [7-7] can be written as:
y(l) y(K)
S = y(2) y(l)
y(2)
y(3)
(7-281
y(K) y(K -1) y(1)
where
(7-291
7.2.5 Implementation ofHB Algorithm in MATLAB
When implementing the HB algorithm in MATLAB, there are a few things to consider,
especially how some matrices are formed.
Firstly the symmetry of the FFT function in MATLAB (with 2 harmonics, for example):
(7-30]
The Y-matrix must also take this symmetry into consideration:
YeO) 0 0 0 0 0
0 Y(l) 0 0 0 0
0 0 Y(2) 0 0 0
Y= (7-311
0 0 0 0 0 0
0 0 0 0 Y(2) 0
0 0 0 0 0 Y(I)
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Finally, the jwk matrix needs also some modification due to the format of the FFT
function.
0 0 0 0 0 0
0 - jw(l) 0 0 0 0
0 0 - jw(2) 0 0 0
jwk >
0 0 0 0 0 0
[7-32J
0 0 0 0 jw(2) 0
0 0 0 0 0 jw(l)
The block diagram of the HB algorithm can be seen in Fig. 7-10.
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Center frequency?
Power levels?
Tel_p:l to
number of
power levels
V;nput=sampled sinus input
Vport=O.7x Vinput
Calculate jwk marix
Calculate Y matrix
Y
Calculate il and inl
Calculate Jacobian
(as discussed)
~=k.inv(J).(il+inl)
vport=vport-~
Figure 7-10 Block diagram of the implementation of the Harmonic Balance algorithm
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7.2.6 Simulated Results of HB Algorithm
A complete discussion on the simulated results of the HB algorithm is done in the next
chapter. It is applied to the design examples and compared with other simulation
packages (PSPICE and Microwave Office) as well as with practical measurements made
with the designed diode detectors.
A typical output of the HB algorithm, describing the detected voltage for a specific input
power level is indicated in Fig. 7-11
HS Result
10°
~
al
Cl
lY:g
10-5
-40 -20 0 20
Power [dSm]
Figure 7-11 Example of simulated detector
output - HB algorithm
The square law and linear region is clearly visible in this figure. The analysis was done
for a zero biased detector.
7.2.7 General discussion on some aspects of the HB algorithm
Some aspects of the HB algorithm were not discussed thus far, for example the handling
of bias current and temperature variation, the prevention of aliasing and minimizing the
number of harmonics to decrease simulation time.
For the addition of bias current, the ideal setup is considered, where the external bias
current only affects the nonlinear intrinsic diode parameters. External bias current
therefore only influences the nonlinear diode current in the nonlinear subcircuit. The port
voltage (voltage over diode) is calculated with the diode current equal to the external bias
current. This calculated DC voltage is added to the DC component of the frequency
domain port voltage to be calculated. The behavior of the diode will be the same as for a
diode with external biasing.
To allow for the effect of temperature variance, the temperature dependent parameter
(saturation current) is implemented as discussed in section 3-6. The temperature
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dependence of the saturation current also influences the value of the junction resistance
automatically.
Aliasing can be a problem if the number of samples taken of the source voltage is not
enough. An increase in the number of samples, however, increase simulation time
considerably. It proved to be adequate to use 64 samples for the source voltage, realizing
32 harmonics. At lower frequencies this can even be decreased to 32 samples, with 16
harmonics.
To improve the simulation time, a limit can be placed on the number of harmonics.
Experimental procedures proved that it is unnecessary to work with more than 8
harmonics. The remaining harmonics can therefore be set to zero, simplifying
calculations considerably and therefore improving the simulation time.
7.3 Conclusion
Two different algorithms were discussed that can be used to analyze the diode detector
circuit.
The RG algorithm gives a very good prediction of a detector's output response for
varying temperature and bias current. It, however, does not consider high frequency
parasitic effects.
The HB algorithm does a complete analysis of the detector circuit, taking all the parasitic
elements into consideration. The algorithm takes longer to execute, but results give a true
indication of the performance of the complete detector circuit.
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Chapter 8
8 Simulated Results and Measurements
8.1 Introduction
In this chapter the Harmonic Balance algorithm [HB] is applied to the previously
discussed design examples of chapter 6. It will be compared to Microwave Office
[MWO] and PSPICE simulations, as well as measured results.
The following results will be presented:
• The shape of the real time diode current for different power levels
(A comparison between PSPICE and HB)
• The shape of the real time detected voltage for different power levels
(A comparison between PSPICE and HB)
It The frequency response of the diode current for different power levels
(A comparison between MWO and HB)
• The detected voltage over input power
(A comparison between MWO, HB and measured results)
• The detected voltage over frequency variance
(MWO simulation with matching circuit and measured results)
• The detected voltage with temperature variance
(A comparison between MWO and HB)
Each design example of chapter 6 will be discussed separately, to make it possible to
emphasize individual points of interest or concern.
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8.2 Design Example 1 - 950 MHz
8.2.1 Verification of Matching Circuit
The input admittance of the detector is measured on a voltage network analyzer and
compared with the designed results of section 6-5.
Input Admittance
Swp Max
1 GHz
SwpMin
900 MHz
Measured Results
o
-10
!g -20
;:: -30
Cl)
'\ ;~
\ I
f \
-40
-50
500 1000 1500
Frequency [MHz]
Figure 8-1 Measured results of the input match for Design Example 1
The designed matching circuit proves to be a good match for the detector and compares
very good with the simulated response in section 6-4.
8.2.2 Simulations and Measurements
Let us firstly consider the detector designed as design example 1 at 950 MHz.
Harmonic Balance Results
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Figure 8-2 Time domain results with small signal input - Design example 1 96
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Fig 8-2 shows the results of the Harmonic Balance technique for small input signals. It is
compared with the results obtained by PSPICE.
The time domain curve of detected voltage is not a very good plot to compare with
PSPICE, due to the large transient time obtained by PSPICE. The diode current, however,
is a good indication to verify the correctness of the HB technique.
The HB-technique and PSPICE simulation are in very good agreement for small input
signals. '
Let us now consider the HS technique's performance for larger input signals (Pin>-20
dBm). The nonlinear behavior of the diode's junction parameters will be more critical at
larger signals. More harmonics will be present and it will therefore be a good verification
test for the HB technique.
Harmonic Balance Results Harmonic Balance Results
~
0.5 5
.,
bOs
"0 0 0>.,
e
::J
0
Cl)
-0.5 -5
0 1 2 3 0 1 2 3
0.5 5
~ HB..s
ë.,
0 0t:
::J Io ,., \ ,
'8 \ I
is -0.5
PSPICE l>SPICE
-5
0 1 2 3 0 2 3
~ 0.21 3.11
.,
00s
~ 0.21 3.11
'0so
~
Cl 0.21 3.11
0 2 3 0 1 2 3
Time [ns] Time [ns]
Figure 8-3 Time domain results with large signal input - Design example 1
From Fig. 8-3 is it clear that the HB-technique compares with PSPICE only up to a
specific input power level. This can be explained by the implementation of eq [7-7], that
describes the junction capacitance of the diode. When Vp > 0.35 V for the HSMS-2850
diode, eq [4-9] must be implemented as discussed in section 4-3 to be valid. PSPICE uses
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a much more complex method to describe the junction capacitance at higher power
levels, taking recombination, for example, into consideration. The dynamic range of this
design, however, enables us to ignore differences in behavior at higher power levels,
while simultaneously simplifying the HB technique.
To visualize the nonlinear effect of the diode at moderate power levels, a frequency
response plot of the diode current is done, comparing the different harmonics obtained.
(Vp < 0.35 V)
Ê 1.2.., MWO" /HB.: 10
~
~
C-
E8 0.8
'2 0.6
~
0
~ 0.4
~
..c:
~
~ 0.2
"i
0 ~
~ 0 945 1890 2835 3780
Frequency [MHz]
Figure 8-4 Presentation of harmonics of diode current with small signal input - Design example 1
The values in Fig. 8-4 are relative values of the fundamental harmonic. The fundamental
harmonic is therefore unity for both the MWO simulation and the HB technique. (The
harmonic components were verified with Microwave Office).
The difference in the detected voltage over the frequency band is non-mentionable for
this small signal detector, especially if the effect of the matching circuit is not included in
the analysis. This is the case for the design in discussion and a presentation of the
detected voltage over the frequency band is not visualized with the HB technique.
When the matching circuit is included in the design, it is worth it to evaluate the detected
response over the frequency band.
Detetector result
1 0-1 .-------~------,
Pin=-20 dBm
I
~ MWO
(; Measured
Pin=-35 dBm
1 0-3 L____ ~ _j
900 950 1000
Frequency [MHz]
Figure 8-5 The response of the detected voltage over
the frequency band - Design example 1
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The effect of the center frequency match can be seen in Fig. 8-5. There is not a
mentionable variance in the detected voltage over the frequency band. The result is
adequate for the frequency band the detector is designed for.
Detector results
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~
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C>
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>
10.5
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/
/_/ xHB
x/ -MWO f-
)5/
,/
-60 -40 -20 o
Power [dSm]
Figure 8-6 The comparison between MWO, RB and measured results for voltage detected -
Design example 1
The performance of the detector over input power is presented in Fig. 8-6, with no
matching done. The two simulations are in very good agreement. A comparison between
the measured results and MWO simulations for the detector, with matching, is also
shown in Fig. 8-6.
The effect of temperature variance is investigated for this design, although the effects are
not critical for lower frequency designs.
Detected voltage - 945 MHz
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I~ MNOHS
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~-r;
Pin=-30 dBm
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5' 12,5
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> 11.5
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Temperature [aC]
100
Figure 8-7 The effect of temperature on the detected voltage - Design example 1
Finally, the detector was designed to obtain a maximum dynamic range and therefore
minimum tangential measurement. The method of measuring the TSS was discussed in
chapter 3 and is now applied to the design example to verify the TSS predicted by the
design equations.r-----------------.-----------------~----_.
TSS calculated
-45 dBmNot Calculated
TSS measured
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8.3 Design Example 2 - 2.45 GHz
8.3.1 Verification of Matching Circuit
The input matching circuit for this design example, with 25 uA of bias current, is verified
with measurement and indicated in Fig. 8-8.
Input Admittance
SwpMax
2.5 GHz
Swp Min
2.4 GHz
Measured Results
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-30o 2 3
Figure 8-8 Measured results of the input match for Design example 2
Frequency [Hz) x 109
The designed matching circuit proves to be a good match for the detector. The slight
difference between the measured result and the designed match in chapter 6 can be
explained by the effect of other parasitic parameters at the design frequency.
8.3.2 Simulations and Results
The time domain results of the HB technique applied on design example 2 are shown in
Fig.8-9.
HB Result
_1L_--~--~~~--_L~~
o 0.5 1
-0.02L_ l__ _l________j
o
O.53 L~ _L__ _j_____j
o 0.5
Time [ns]
HB Result
-0.05L__ L___ _L_______J
o 0.5 1
3. 5 L___---'>.."---- __ --'---'-"- ~"----_J
o 0.5
Time [ns]
Figure 8-9 Time domain results with small signal input - Design example 2 100
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The HB technique and PSPICE analysis are once again in good agreement for small
signal input levels. From Fig. 8-9 it is visible that, as in design example I, there is a need
to improve the way the junction capacitance is defined. When the input voltage is greater
than the built-in barrier potential (Vj), it is not possible to describe the junction
capacitance with eq [7-7]. In appendix A the implementation of this equation is discussed
for larger input levels, without creating discontinuities.
HS Result
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Figure 8-10 Time domain results with large signal input - Design example 2
The ripple effect in the detected voltage is more significant than is the case for design
example I. The reason for this is the higher frequency, with exactly the same output
circuit and 3-dB cutoff frequency as in design example I. It is, however, still adequate to
work with the RMS value of the detected voltage as indicated in Fig. 8-10.
To get an indication of the harmonics present in the diode current for moderate input
power levels, a comparative plot of the harmonics simulated by the HB technique and
MWO simulation is generated.
The harmonics are once again relative values, with the fundamental harmonic as the
weighted function.
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Figure 8-11 Presentation of harmonics of diode current with small signal input - Design example 2
The harmonics generated by the HSMS-2820 diode is very small for moderate power
levels. There is a slight difference between the harmonics calculated by the HB technique
and MWO. It can be the result of truncation errors in the optimization procedure, due to
the very small values of the harmonics.
The performance of the detector over the designed frequency band is simulated with
MWO and presented in Fig. 8-12. It is a narrowband design and therefore the variance
over frequency is not really significant.
Detector Results
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Figure 8-12 The response of the detected voltage over the frequency band - Design example 2
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The performance of the detector over input power as simulated by the HB technique and
MWO simulations is indicated in Fig. 8-13. The simulations were done with 25 uA bias
current and no matching circuit added. A comparison between the measured results and
those predicted by MWO, with the matching circuit added, is also shown in Fig. 8-13.
Detector results
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Figure 8-13 The comparison between MWO, HB and measured results for voltage detected - Design
example 2
The effect of temperature variance is investigated for this design, although the effects are
not critical for lower frequency designs. The detected voltage, as a function of
temperature, for a fixed input is indicated in Fig. 8-14.
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Figure 8-14 The effect of temperature on the detected voltage - Design example 2
Finally, the detector was designed to obtain a maximum dynamic range and therefore
minimum tangential measurement. The method of measuring the TSS was discussed in
chapter 3 and is now applied to the design example to verify the TSS predicted by the
design equations.
TSS calculated
-47 dBm
TSS measured
-43 dBm
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8.4 Design Example 3 - 10 GHz
8.4.1 Verification of matching circuit
The input matching circuit for this design example, with 25 uA of bias current, is verified
by measuring the input admittance on the Vector Network Analyzer and comparing it to
the calculated response in chapter 6.
Input Admittance Measured Results
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-/"" .....___
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110Hz -10
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- -20
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90Hz -25
9 9.5 10 10.5 11
Frequency [GHz]
Figure 8-15 Measured results of the input match for Design Example 3
The detector is well matched in the frequency band from 9 GHz to 11 GHz. It is a
narrower band than designed for. The response is reasonably flat, except between 10.5
GHz and 11 GHz where there is an improvement in the reflection. Itwould be possible to
tune the input admittance (indicated in Fig. 8-15 on the Smith chart) to be centered in the
middle of the chart, by adjusting the third element of matching. (refer to section 5-4) It is
not done for this design, because the response is acceptable and in reasonable good
agreement with the designed one.
8.4.2 Simulations and results
When a design in the X-band is done, the influence of the parasitic parameters in the
Schottky diode model start to have a much larger influence on the detector performance.
As discussed in chapter 4, the addition of the stray capacitance parameter (Cg) is
necessary to extract a good model in the X-band. This extra parameter makes analysis
and modeling more complex, especially the HB technique. More samples of the source
voltage must be used to prevent aliasing. The addition of more samples is time
consuming. The HB technique is implemented with the source voltage sampled with 128
samples. Only eight harmonics are used, with the other harmonics that are generated, set
to zero.
The results of the HB technique are once again compared with PSPICE simulations for
small and large input signals.
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Figure 8-16 Timedomain results with small signal input - Design Example 3
The difference between the HB technique and PSPICE is already mentionable at low
power levels as can be seen in Fig. 8-16. This proves the statement that there are much
more to the analysis of detector circuits at higher frequencies than at lower frequencies.
At very low power levels as indicated in Fig. 8-16 the comparison between PSPICE and
the HB technique is still very good. The presence of more harmonics in the diode current,
calculated by the HB technique, is already visible in Fig. 8-16 and Fig. 8-17.
From Fig. 8-17 it is very clear that the presence of additional harmonics (in comparison
with the PSPICE simulation) causes a serious difference between the two techniques.
The presentation of the harmonics generated by the diode at 10GHz, calculated by both
MWO and the HB technique will be discussed below.
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Figure 8-17 Time domain results with large signal input signal- Design example 3
The comparative harmonic plot is done for a moderate power level (Pin = 0 dBm). In Fig
8-18 the harmonics calculated by MWO and the HB technique are once again compared.
The presence of bigger harmonics in the HB technique is the reason for the difference in
the time domain diode currents.
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Figure 8-18 Presentation of harmonics of diode current with small signal input - Design Example 3
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The reason for the difference between the two methods, that were up to this point very
comparable, is not very clear. It must, however, be in the way the two non-linear junction
parameters are characterized, because the non- linearity has its origin from these two
parameters. The two parameters were characterized in chapter 4 over the designed
frequency band for application in the HB technique and delivered good fittings with
measured data.
Design example 3 is a wideband detector design and it is necessary to simulate the
response of the detector (voltage detected) over frequency variance, tp verify this design
specification.
Detector result
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Figure 8-19 The response of the detected voltage over the frequency band - Design example 3
The comparison between MWO and the HB technique, for the response of the detector in
designed frequency band, is indicated in Fig. 8-19. The response is not completely flat
over the whole bandwidth, but a fair bit of flatness is obtained between 9 GHz and Il
GHz.
Detector Results
L"~~'
v6'b
~0 v
/;)
,<)
,D',0
«:
,ó
ef/)/
/~
~,o - MWO
0 HB
1d
Hj
..--.c..
ID 101Olca
:!:::::
0> 1d
103-50 -40 -30 -20 -10
Power [dBm]
Figure 8-20 The comparison between MWO, RB and measured results for voltage detected - Design example 3
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The main performance characteristic of the designed detector, namely the performance
over input power is indicated in Fig. 8-20. The result of the HB technique and MWO
simulation are firstly compared as it was done for the previous design examples.
Secondly, a comparison is done between the measured results and MWO simulation, with
the matching circuit added to the design. The measured results differ from the simulated
ones at higher power levels, as was the case for the time domain results of Fig. 8-17. The
reason is bigger harmonics are generated, practically, than calculated with MWO
simulations, therefore the increase in non-linearity at higher power levels.
Temperature effects are important at higher frequency designs. It can have serious
degradation effects on the performance of a detector. The influence of temperature
variance is simulated by both the HB technique and MWO, but does not indicate a
serious degradation. It is, however, still to be proven if the measured results compare well
with these predictions.
Detected voltage - 10 GHz
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Figure 8-21 The effect of temperature on the detected voltage - Design example 3
Finally, the detector was designed to obtain a maximum dynamic range and therefore
minimum tangential measurement. The method of measuring the TSS was discussed in
chapter 3 and is now applied to the design example to verify the TSS predicted by the
design equations.
-38 dBm
TSS measured
-41 dBm
TSS calculated
The output circuit IS not designed for maximum bandwidth (considering the cutoff
frequency) as was initially stated for the tangential sensitivity calculation. That is the
reason for the improvement in TSS.
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8.5 Conclusion
It was shown in this chapter that the Harmonic Balance algorithm delivers very good
results compared to practical measurements and MWO simulations. Measurements were
made for different input power levels and varying frequencies.
The description of the junction capacitance for larger power levels, when Vport becomes
greater than the built in barrier potential, needs still some attention. It is possible to use
the Spice model to describe the junction capacitance behavior, but it requires parameters
that cannot be extracted through simple measurements.
The Harmonic Balance method creates larger harmonics at higher frequencies than MWO
simulations, but it is still in good agreement with measurements made.
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Chapter 9
9 Conclusions and Recommendations
9.1 Conclusions
The subject on the design and characterization of diode detectors are thoroughly
discussed in this thesis. The possibility to develop an error-correcting algorithm to
compensate for any non-linear effects, for example high frequency, higher power level
and temperature effects is illustrated. The response curve of a diode, detector is divided
into two regions, namely the square-law and linear region. By predicting the response
curve (voltage detected over input power level) with analysis algorithms, it is possible to
correct for the above-mentioned nonlinear effects and to extend the dynamic range of the
detector.
The necessity of obtaining an accurate diode model is also underlined. Without an
accurate model, it is impossible to get accurate results. The diode model is the underlying
backbone of proper design and analysis.
Furthermore, a step-by-step procedure is presented to design diode detectors according to
certain design specifications, namely for maximum sensitivity or maximum bandwidth.
The design of the matching circuit is important for obtaining optimum results. A three-
step transmission line matching technique is applied to some design examples,
performing either a narrowband or wideband match.
9.1.1 The Diode Model
The extraction of the Schottky diode model delivers good results, comparing very well
with the small signal measurements. The Spice model is extracted through DC and small
signal measurements. The intrinsic nonlinear junction parameters are extracted first. De-
embedding the model to the intrinsic level, using the data sheets' values for the package
parasitic elements, does this. The amount of parasitic elements used in the model depends
on the frequency range of the extraction. The model is more complex at frequencies
above 6 GHz. The nonlinear parameters are calculated at a specific biasing level. This
technique delivers good results, but after applying Newton's method in optimizing the
model, results are improved. The method of optimizing the diode model is time
consuming, but sometimes necessary, if the method of de-embedding does not give
acceptable results. The sensitivity of the parameters to the error function is, however, not
always good enough for convergence. Each parameter is therefore optimized individually
and de-embedded, from the most sensitive to the least sensitive parameter.
The Schottky diode models of all the diodes used in this thesis are extracted through this
method.
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9.1.2 The Design
The design of diode detectors is broken into three parts:
Firstly, by calculating an optimum bias current, the diode can be optimized for maximum
sensitivity and dynamic range or maximum bandwidth. Design equations are applied to
calculate the bias current. The addition of bias current also compensates for some
temperature effects.
Secondly, the output circuit is designed. The output circuit does riot really need any
design, although, if the detector is used as a receiver it is a good idea to consider the
cutoff frequency of the low pass structure. Furthermore, the output resistance of the
detector must be kept as large as possible for the detector to be sensitive over small input
levels.
Thirdly, the matching circuit is designed. The matching circuit has a large influence on
the detector's performance, especially over frequency variation. Good results are obtained
with the narrowband and wideband matching procedure. The matching circuits are
practically verified.
9.1.3 The Analysis and Error-correcting Methods
One of the main aspects of this thesis is to present an analysis algorithm that will make it
possible to correct for the nonlinear behavior of diode detectors. The Harmonic Balance
method is presented as one method and the Ritz-Galerkin method as another.
The Ritz-Galerkin method is successful in providing the basis for an error-correcting
algorithm for power-measurement systems when there are variations in temperature, load
and bias current. It does not consider high frequency parasitic effects.
The results obtained with the Harmonic Balance method compares very well with other
simulation packages and practical measurements. At higher frequencies (X-band) the
Harmonic Balance method generates larger higher order harmonics than other simulation
packages. The reason for this is the description of the nonlinear junction capacitance,
which is a very important parameter at higher frequencies. The combination of high
frequency (X-band) and higher input power level (Pin> 10 dBm) has a large influence on
results.
The Harmonic Balance method can be used as an error-correcting algorithm to
compensate for the nonlinear effects of diode detectors, but still needs some refinement at
the combination of higher power levels and high frequencies (X-band and higher).
III
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9.2 Recommendations
The use of different detector topologies still needs to be investigated. The use of two
back-to-back diodes was mentioned to increase the level of voltage to be detected and to
decrease the input impedance - simplifying the matching circuit. .
It was also discussed in Appendix G that using a parallel diode pair reduces the
temperature effects of diode detectors even more. This topology has not been investigated
and practically verified.
Finally, the Harmonic Balance algorithm can be extended to do the error-correction of
diode detectors in real-time in a detector system.
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Appendix A
Al The Spice Model
PSPICE uses three equivalent circuits in diode analysis: transient, AC, and noise circuits.
Components of these circuits form the basis for all element and model equations. The
noise circuit, together with the temperature equations will not be discussed in this
appendix, (refer to [14])
The fundamental component in the DC equivalent circuit is the DC diode current (id).
For noise and AC analyses, the actual id current is not used. The partial derivative of id
with respect to the terminal voltage vd is used instead. The name for this partial
derivative is, conductance.
gd = aid
Bvd
[Al-I)
The drain current (id) equation accounts for all basic DC effects of the diodes.
Capacitance effects are assumed to be separate from the id equations.
Anode (nodel)
~
1> rs
+
vd u id
Cathode (node2)
Anode (node I)
+
gd '7 id
Cathode (node2)
Figure AI-IEquivalent circuits for diode transient analysis and diode AC analyses
Function Parameters
DC Parameters !BV, IK, IS, ISW, N, RS, VB, RS
Geometric junction AREA,M,PJ
Capacitance CJ, CJP, FC, FCS, M, MJSW, PB, PHP, TT
Table AI-I Junction Diode Model Parameters
(refer to [14] for a description of all the parameters)
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A 1.1 Junction DC equations
The basic diode is modeled in three regions:
• Forward bias
• Reverse bias
• Breakdown regions
For a forward bias diode, the anode is more positive than the cathode. The diode is turned
on and conducts above 0.6 volts. The model parameter Rs should be set to limit
conduction current. As the forward bias voltage increases past 0.6 volts, the limiting
resistor prevents the value of the diode current from becoming too high and the solution
from converging.
Forward Bias: vd > -IO.vt
[AI- 2J
vd = Vnode! - V node2 [AI-3J
For reverse bias, the anode (node I) is more negative than the cathode. The diode is
turned off and conducts a small leakage current.
Reverse Bias: Bveff < vd < -IO.vt
id = -ISeff [AI- 4J
For breakdown, the parameter BV (VB) is set, inducing reverse breakdown or avalanche.
This effect occurs when the anode-cathode voltage is less than BV. This action is
modeled by measuring the voltage (BV) and the current (IBV) at the reverse "knee" or
onset of avalanche.
Breakdown: vd < -Bveff
(
Vd+BvefJ)
id = -ISeff.e N.V/ [AI- SJ
The BV parameter is adjusted as follows to obtain BVeff:
(
-BV 1ibreak = - ISeff e N.vl - I [AI- 61
IfIBVeff> ibreak, then,
BVeff = BV _N.vt.ln(~BVeff)
ibreak
[AI-7J
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Otherwise,
IBVeff = ibreak (Al- 8)
Most diodes do not behave as ideal diodes. The parameters IK and IKR are called high
level injection parameters. They tend to limit exponential current increase.
Forward Bias:
'd _ idI
1 - 1 ( idI JI/2
+ IKeff
(Al- 9)
Reverse bias:
id _ idI
1 - 1 ( idI JI/2
+ IKReff
[AI- lOl
where idI is
For vd >= -Bveff:
(AI- li)
Otherwise:
(
vd J [( vd+BvefI) ]
id = ISeff eN.vI -1 -ISeff e - ~ -1 (AI- 121
The reverse saturation current IS, emission coefficient N, and model parameter RS are
estimated from DC measurements of the forward biased diode characteristics. N is
determined from the slope of the diode characteristic in the ideal region. In most cases,
the emission coefficient is the value of unit, but is closer to 2 for MOS diodes.
In practice, at higher levels of bias, the diode current deviates from the ideal exponential
characteristic. This deviation is due to the presence of ohmic resistance in the diode as
well as high-level injection effects. The deviation of the actual diode voltage from the
ideal exponential characteristic at a specific current determines the values of RS. In
practice, RS is estimated at several values of id and averaged, since the value of RS
depends upon diode current.
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A 1.2 Diode Capacitance Equations
The diode capacitance is modeled by cd in Fig.A 1-1. The capacitance, cd, is a
combination of diffusion capacitance (cdiff), depletion capacitance (cdep), metal
(cmetaI), and poly capacitances (cpoly).
cd = cdifJ + cdep + cmetal + cpoly [A1- 13)
Diffusion Capacitance Equations
The transit time (TT) models the diffusion capacitance, caused by injected minority
carriers. In practice, TT is estimated from pulsed time-delay measurements.
cdifJ = IT aid
iJvd
[A1- 14)
Depletion Capacitance Equations
The depletion capacitance is modeled by junction periphery capacitances. The formula
for both bottom area and periphery capacitances is similar, except each has its own model
parameters. There are two equations for forward bias junction capacitance.
The junction bottom area capacitance formula is:
vd < FC. PB
( )
-MJ. vd
cdepa = Cjeff 1- PB (A1- IS)
vd > FC.PB
[
I-FC(I+Ml)+Ml Vd]
cdepa = Cjef! (1- FCYI+MJ) PB (A1- 16)
The junction periphery capacitance formula is:
Vd < FCS.PHP
(
d )-MJSW
cdepp = CIPef! 1__ v_
PHP
[A1- 17)
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vd> FCS.PHP
then,
[
1- FCS(1 +MJSW)+ MJSW _!!j_]
cdepp = CJPeff ( yl MJSW) PHP
1- FCS +
[Al- l8[
cdep = cdepa + cdepp [Al- 19]
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Appendix B
Bl Newton's Method
The most popular robust method for the solution of systems of nonlinear algebraic
equations is Newton's method.
f(x)
slope=f'(x)
Figure 81-1 Geometrical representation of Newton's method in one dimension
Let f: D c 9{ ~ 9{ be a function for which a root is sought. Also, assume that an initial
estimate of the root is available. At the kth iteration, f(x) is approximated by the function
(81-11
This is the linearization of f(x) around Xk. The formula that defines Newton's method in
one dimension is obtained by making Xk+1 equal to the root of the function, that is,
(81- 21
Eq. BI-2 is represented graphically in Fig. Bl-1
Newton's method in n dimensions can be derived using the same reasoning. First, an
affine function for each component ofF(x) is defined by
i=l, ... ,n (81- 31
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This is the tangent hyperplane of rex) at xr, When the n equations in BI -3 are combined
in a column vector, the result is
[Bl- 4)
Finally, a new estimate of the solution is obtained by computing the root of the n-
dimensional affine function. Newton's method is defined by the resulting iterative
formula
[Bl- 51
The use of eq B1-5 clearly requires the jacobian of F(x) to exist and be invertible in the
neighborhood of the solution.
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Appendix B
B2 Optimization Algorithm - DC Characteristics
Newton's method is applied to the DC characteristics of the diode to extract three of the
diode's parameters. These parameters are Is (saturation current), Rs (series resistance)
and a (a=e/nkT, which is defined before in chapter 4)
while term <> I N
.-------+1 and 1-----+1
K>error(k)
y
Calculate error function Fi(X) [func]
Calculate jacobian [jac]
G=2.jac'.func
H=2.jac'.jac
dx=H\G
N
while error(k) > error(k-I)
and
while term <> I
error=sum(func*func)
K=O.9*K
G - is the gradient of the error function
H - is the Hessian matrix
Figure B2-1 Block diagram representation of the optimization algorithm - DC characteristics
Newton's method is applied to a three-dimensional problem (Is, Rs and a). The error
function, F(x), is a column vector with its length depending on the number of DC
measurement made. The error function is described by
i = 1, ... ,n [B2-1)
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where
F~easure(x) is the measured diode current for n different port voltages.
F;a'c (x) is the calculated diode current from equation [4-2] for the same port voltages
x is the three parameters Rs, Is, a.
The error function to be minimized is the sum of the squares of eq. B2-1.
~(. )2error = L. Fe~ror(x)
;=1
[B2-2)
A block diagram representation of the optimization algorithm is presented in Fig. B2-1
The calculation of the jacobian matrix is done numerically. It was not necessary to put
any constraints on the parameters being optimized, due to the simplicity of the error
function.
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Appendix B
B3 Optimization Algorithm - Small Signal Parameters
To refine the Schottky diode model, the calculated small signal parameters are fitted to
the measured parameters. This procedure is done with an optimization algorithm,
minimizing an error function.
The error function is
m
F(x) = Le;(x)2
;=1
(B3-1l
where
1 I i i I 1 I i i Ie. x = - sll -sil +-- s2I -s2II ( ) measure mod?! measure rnode?
O"sll O"s21
(B3-2)
m - number of points
x - unknown (row vector of model parameters)
a, -normalizing factor to ensure all the parameters have an equal contribution towards
the function
a k = max ISkmod ell (B3-3)
The error function is minimized by adding /).x to the initial values.
-n+1 -n A~
X =X +L.U (B3-4)
where
!:U = gei)
H(i)
lB3-5)
In eq B3-5 gei) is the gradient of the error function and H(i) is the Hessian matrix
defined as:
gei) = 2IT e
H::=2IT I
IB3-6)
(B3-7)
with J the Jacobian matrix
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8/1 af; at;
axl ax2 ax}
8/2 8/2 8/2
J= axl ax2 ax} IB3-81
8/n 8/n 8/n
axl ax2 ax}
After the search direction is obtained, a linear search is performed in this direction until a
point is found that will result in an improvement of the error. This is done by adjusting a
in eq 83-9 if there is not an improvement in error.
-n+l -n A:::;
X = X + aL..l.Á (B3-9)
Limits are also placed on the variables.
As was discussed in chapter 4, the success of optimization of all the model parameters
simultaneously, is not guaranteed. More success was obtained by optimizing the most
sensitive parameter first and holding the others constant. The starting values for
optimization is obtained with the de-embedding method.
B3.1 The transformation of badly scaled systems
The reason why the optimization of all the model parameters is not that successful, is
because of the difference in sensitivity. Each parameter does not have the same effect on
the error function. This problem is partly solved by transforming the system to an
orthogonal system. The rotation and scaling of the system is discussed in this section.
The error function for Newton's method are defined as
N
F(x) = If(x)2 IB3-101
where
ti - the error at a specific frequency
x - the model parameters
N - number of points
In Newton's method, a vector Sx is searched for that will result in a minimum x*, if
added to the current values of the parameters, xo. x* indicates the minimum of the
quadratic approach that fits the error function
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[B3- 111
By using a Taylor expansion around this minimum results in the following equation
IB3-121
where
g(xo) - is the gradient vector,
H(xo) - is the Hessian matrix at the current point
The Hessian matrix is symmetric due to the JT J term and is always a semi-definite that
results in positive eigenvalues. The Hessian matrix can be replaced by
H=QDQT [B3-13)
where Q is a orthogonal matrix with eigenvectors and 0 a diagonal matrix with D; the
eigenvalues of the Hessian matrix.
This results in the following substitution
y = DJI;QT X [B3-141
which also means that
[B3-1S)
Eq B3-12 can now be written as
Fx(x*) = Fx(QD-JI;y*) = Fx(QD-JI;(y+óy))
= Fx(QD-JI; yO) + (QD-JI;óy)T gx(QD-JI; yO) +Yz (QD-JI;óy)T QDQT (QD-JI;óy) [B3-161
= Fx(QD-JI;yo)+óyT D-JI;QT gx(QD-JI;yO)+ YzóyT óy
The function, Fx, and the gradient function, g x' is still defined in terms of variables in
the x-region, but it can, however be converted to the y-region.
The function F; is defined to let Fy(Yo) = Fx(xo). The gradient vector, gy, can be
defined as
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Equation 83-16 is now described with the above mentioned substitusions
Fy(Y*) = Fy(Y + ~y) = Fy(Yo) + ~yT gy(Yo) + li ~yT ~Y [B3-IS)
To find ~Y from this equation is not difficult, because Hy =1 and by calculating g/yo)
[B3-I9)
Newton's method therefore simplifies to a steepest gradient method in the orthogonal
space.
The optimization algorithm is implemented in the same way as was done in Appendix B2
(Fig. B2-1).
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Appendix C
Cl TRL Calibration Method
The Through-Reflect-Line (TRL) calibration method was partially discussed in chapter 4,
but will be done in more detail in this appendix.
The reason for the need for this calibration method is already discussed in chapter 4.
More emphasis is laid on the design of a TRL-kit and the measurements made with it.
C1.1 TRL Design
The design equations discussed in chapter 4 is used to design the TRL-kit presented in
Fig. Cl-I. The parameters are listed in table Cl-I.
Figure Cl-l The TRL calibration jig
Relative dielectric, Er 2.5
Substrate height I.133mm
Line width [50 OJ 3.182 mm
Through line 40mm
Reflect line 20mm
Delay Line 59mm
Table Cl-I Substrate parameters and TRL standard length dimensions
C1.2 Measurements
The three calibration standards are measured only once over the frequency band the jig
was designed for [6 GHz]. These measurements are used to extract all the s-pararneters of
the measured diodes.
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The calibration measurements (S Il, S2I, S12, S22) for the through, reflect and line
standards, together with the device measurements, are used in a MATLAB algorithm to
extract the s-parameters of the device. The calibration is done externally based on the
work presented by Engen and Hoer [50].
The effect of the calibration on measured results is visualized in Fig. CI-2 and Fig. CI-3.
Measured811 and 822
o ---.
~
~ -
,-.._~
~~811 C ~"<,
~22 (IKL)
~~ '~
~
~ .
-5
Ol
~
Q)
"0.2 -10
'e:
Ol
<Il
~ -15
-20
0.5 1 1.5
Frequency[Hz]
2 2.5
200,---------,---------,,---------,---------.---------,--------~
r-----.I---! 11
I ______....82~ 100~--------+---------~------+--_+------~~~~-------~--------~
~ I --------g> I--~,;.i 0 ~ -. ~ ~ ---r----. - .~
~ -100 t---..
811 (TRL)..--t-----~.~ .....-- .,.__~~~,__",.. .. .....- .- ..-~.~f~
822 (TRL)
_200L_ L_ L_ L_ L_ L_ ~
0.5 1.5
Frequency[Hz]
2 2.5
Figure Cl-2 The measured small signal parameters of a diode - (1)
The biggest correction can be seen in the measured phase of the diode. The effect of the
connectors and feeding transmission lines is eliminated.
Stellenbosch University http://scholar.sun.ac.za
Measured 821 and 812
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Figure Cl-3 The measured small signal parameters of a diode (2)
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Appendix D
Dl Impedance matching with Chebyshev filters
Explicit formulas for Chebyshev impedance matching networks, filters and interstages
are presented by R. Levy [46] .
A simplified theory is presented for the derivation of optimum matching networks for a
restricted class of RCL loads.
D1.1 The derivation of matching networks
The requirement is an optimum matching circuit, using a given number of circuit
elements, for the parallel combination of a capacitance C shunting a resistance R, across a
frequency band from rol to ro2rad/soOther types of loads, e.g. inductive or series, may be
treated similarly. The bandwidth is
[Dl-II
The first step is to obtain a lowpass match from 0 to rol. After the lowpass matching
network has been obtained, a simple lowpass-to-bandpass frequency transformation will
then center the band as required. The shunt susceptance of the capacitance C is
normalized to 1mho and a passband edge of 1 rad/s, giving the normalized susceptance
a = wIRe (DI-21
A good approximation to the ideal rectangular characteristic is given by an equal ripple
function as shown in Fig. 01-1, where the insertion loss of the matching network is given
by
(DI-31
Figure DI-I Chebyshev insertion loss function Figure DI-2 Lowpass matching networks
TnCro)is the chebyshev function of the first kind of degree n, i.e.
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{
cosh(ncoSh-lliJ)
Tn(liJ) =
cos(n cos -I w) IDI-4J
K and E are constants determining the maximum and minimum values of A(ro) in the
passband 0 to oi'. N is the number of elements in the network, including the load
susceptance, as shown in Fig. Here, shunt capacitances gI, g3, g5,... represent
susceptances at or=I and series inductances g2,g4,g6, ... represent reactances at ro=I. The
terminating element S has the units of conductance if n is odd and resistance if n is even.
The first element in the ladder network is the susceptance a as defined in eq [01-2], i.e.
a = gl = to' Re IDl-SJ
By using Fano's notation [47], constants a and b, x and y, related to K and E ofeq [01-3]
can be defined
I+K2
--=sinh2 na£2 IDl-61
K2- =sinh2 nb
£
x = sinh a
IDl-71
y = sinhb
(Dl-81
(Dl-9J
The values of the gr in Fig. 01-2 are now given by
2. JrSIn-
gl = _--=2'-"-.n= a
x-y
(DI-IOJ
. 2r -1 . 2r + I4sIn --JrSIn --Jr .
2n 2n (Dl-Hl
for r = 1,2, ... (n-l )
2. JrSIn-
gn 2n= IDI-l2J
S x+ y
IDl-l3J
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The maximum and minimum values of Ipl in the passband are given by
cosh nb
Iplmax =cosh na (Dl-I4)
sinh nbIpl·=-
mm sinhna
(Dl-IS)
In addition to n, there are two variables x and y, or a and b, to be specified before the
network is completely defined, but only one quantity, a, is given. There are therefore an
infinite number of possible matching networks, but only one is optimum. This is obtained
by minimizing Iplmax, subject to the constraint imposed by eq. [Dl-la] , which is usually
written in the form
AI"" = 2 = sinh a - sinh b
a . Jr
SIO-
2n
(Dl-I6)
The minimization condition is obtained by a method of undetermined multipliers
Putting
b = Aa (Dl-I7)
and differentiating eq [01-14] with respect to a gives
dlplmax n(Acosh nasinh nAa - cosh nAasinh na)
da - cosh? na
(Dl-IS)
so that turning points of Iplmax occur when
A = tanh na = tanh na
tanh nAa tanh nb
(DI-I9)
Differentiation ofeq [01-16] with respect to a gives
cosh a - A cosh Aa = 0 (DI- 20)
that is
A = cosh a
coshb
Elimination of "A from eq [01-19] and [01-20] gives the final condition for minimum
Iplmin
(DI-2Il
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tanh na tanh nb
---=---
cosh a coshb
[01-221
A simultaneous solution of eq [01-16] and [01-22] lead to the values of a and b, and
therefore also x and y. This completes the design of the lowpass filter.
These equations is easy to implement in a Matlab algorithm and all that is needed as input
is the number of matching elements and the complex load impedance. '
The process of denormalisation of the lowpass network, to give actual circuit-element
values at the particular cutoff frequency (I)' and terminating resistance RI required, is
performed by multiplying all capacitances in the network by IIR I.(I)' and all inductances
by RI/ro'.
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Appendix E
El Calculation of microstrip lines
Microstrip line is one of the most popular types of planar transmission lines. The
geometry of a microstrip line is shown in Fig. EI-I. A conductor of width W is printed
on a thin, grounded dielectric substrate of thickness d and relative permittivity I::r [38]
y
x
(a)
(bl
Figure EI-I Microstrip transmission line
The phase velocity and propagation constant can be expressed as
lEI-I]
IEI-2]
The effective dielectric constant of a microstrip line is given approximately by
£,+1 £,-1 I
£e = -2- + -2-1~=1+=1=2d=/=W= IEI-3]
The effective dielectric constant can be interpreted as the dielectric constant of a
homogeneous medium that replaces the air and dielectric regions of the microstrip.
Given the dimensions of the microstrip line, the characteristic impedance can be
calculated as
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120Jr
ft]W I d + 1.393+ 0.667In(W I d + 1.444)]
Zo =
~ In( 8d +!!_)Fe W 4d
for Wid 2::1
for Wid s 1
(El-41
For a given characteristic impedance Zo and dielectric constant En the' Wid ratio can be
fuood~ .
8eA
W e2A_2
=
d 2[B I ( ) Br-I{ 0.61}]- -1- n 2B-l +-- In(B-I)+0.39--
Jr 2Br Br
where
A= Zo ~Br +1 + Br -1(0.23+ O.IIJ
60 2 Br + 1 Br
B = 377Jr
2ZoF
for Wld < 2
for w t s » 2
IEI- 5)
IEl-61
IEl-7)
The widths and lengths of micros trip lines can be calculated with these equations if the
characteristic impedance, phase and frequency are known.
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Appendix F
F 1 Ritz-Galerkin equations
The differential equation for the detector circuit is:
where x=Avg is the forcing function and y=Avout is the output.
Other quantities are:
a=ARds
b=(Rg+Rs)IRL
g=C/CL
k=ARs1s.
s=IoIIs is a bias-current parameter.
The symbols "0" and "00" indicate d/dr and d2/d't2 respectively, where 't=tl(RLCL). For an
input at frequency at 00,
x(r) = X coslvr] [Fl-2J
To apply the RG method, the differential equation is represented in the form
~[d/dr,y,x]= 0 [Fl-3J
where ~ is a nonlinear operator.
The exact solution y( r) is approximated by
N
y( r) = L «v,(r)
k=l
[Ft-4J
where the "'k('t) are linearly independent functions and the ak are adjustable coefficients.
In general
~[dl dr,y,x] = E(r) *0 [Ft-5J
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It can be shown that the magnitude of the residual Eet) is minimized by satisfying N Ritz
conditions.
k = I, ... N IFt-6)
Resulting in N simultaneous algebraic equations in N unknowns.
In the present case x('t) is periodic, so one could set
_ 3
Y = Laklf/k (r) = Yo +~ cos(vr +8)
I
IFt-7)
Where Yo is the DC component at the output and Y I and e are the amplitude and phase of
its ripple component. A simplification is to neglect the ripple. Then all that remains is a
single unknown
Y = Yo = AVo = constant [Ft-8)
and only one Ritz condition is needed:
[Fl-9)
From [FI-I] and [FI-2]
~[dl dr,;,x] = a[exp{X cos(vr)- [(1+ b )Yo + ks ]}-I]- vg sin(vr)- as - Yo
[Ft-tO)
Performing the integral
[FI-H)
where Io(X) is the zero-order modified Bessel function of the first kind and argument X.
The disappearance of capacitance term g is a consequence of ignoring the ripple
component of the output voltage.
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As in linear theory the incident power is
v2P =_g_
me 8R
g
IFt-t21
So denormalizing [FI-II] and using [FI-12], the sought nonlinear algebraic relationship
between Pine and v; is
(Ft-13)
This expression includes the bias current lo. The actual detector response can be found
from 0 by calculating the input quantity Pine as a function of the output quantity Va, an
operation requiring the inverse of the modified Bessel function. In the absence of input
power, the static output Vo(O) is found by solving for Pine=O, in which case 10(0)=1.0.
Then the change in Va in response to a finite Pine is given by
(Ft-t4)
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Appendix F
F2 Harmonic Balance - Simplification of the detector circuit -
X-Band
In chapter 7 it was mentioned that the addition of the stray capacitance (Cg) in the
Schottky diode model, makes the simplification of the circuit for Harmonic Balance
applications more complex. It is necessary to include this parameter in the model at high
frequency application, for example in the X-band.
r-------------------------I j-------'
Rg Lg ICg i:
V ~_rz;--.,Rsr-.tv-7--T-; ."1'---11
~ Rl rCP ::~ qT
~_L :
I Cl g rCg II IJ
L _
Figure F2-1 The detector circuit for a X-band application
Fig. F2-1 presents the detector circuit with all the parameters included. In order to apply
the Harmonic Balance technique to the circuit, it needs to be simplified.
-------,,,
,
1._------1
Figure F2-2 The reconstructed detector circuit for X-band applications
The circuit is reconstructed in Fig. F2-2, to make it easier to visualize the Thevenin
equivalent circuit.
The circuit is simplified further to the one illustrated in Fig. F2-3
[F2-11
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IF2-21
C=ZL,+Rs IF2-31
,, .
'RJ Cj~,
r--------------------, ,,
--------,
Figure F2-3 The simplified detector circuit for X-band applications
It is now much easier to calculate the Thevenin equivalent circuit, which is presented in
Fig. F2-4
IF2-41
IF2-51
j--------------I ,:Vth~' 1@ ~ :Rj CjT
: T I, L-----------L---7-~~,
, '
--------- 1
--------,,,
,--------
Figure F2-4 The Thevenin equivalent of the detector circuit for X-band applications
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Appendix G
G1 Detector Design with Diode Pairs
In section 6-4 it was mentioned that a DC offset is present at the output of a biased
detector. It is said that it is necessary to eliminate this DC offset to improve the
sensitivity of the detector at lower power levels. Two methods were mentioned to
implement a low noise operational amplifier to zero the output. One of the methods was
to use a diode pair in the design. One diode is biased, while the input RF signal is applied
to the second diode with exactly the same bias current. This method results in the
detecting the RF signal. The biggest advantage of this method is the improvement in
temperature effects. The effect temperature has on results is largely eliminated, because
of exactly the same behavior of both diodes towards temperature.
This temperature compensated detector design is described in [35]
As previously discussed, one of the solutions to the temperature dependence problem is
the addition of bias current. It reduces the junction resistance and therefore also facilitates
the diode matching.
The reduction of junction resistance dependence with temperature is easily demonstrated
by the inclusion of the Ibias term in eq [3-13]
R = nkT
) e(Is + Idee + IbiaJ
[GI-II
In fact as (lbias» Is) Rj may be expressed as
R = nkT
) e(Idel + IbiaJ
[GI-2)
The inclusion of bias reduces the direct dependence of Rj with temperature as
dR) nk= ---,-----,.
dT e(I del + I biaJ
[GI-31
However the addition of Ibias introduces an offset term in the current flowing through the
diode (Idiode), which may be expressed as
Idiode = Ibiat(T)+Idee +Is
= Ibias(T) + Idel
= Ibias(T) + K(T)P;n
[Gl-41
where
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Ibias(T)= biasing current which depends on temperature
K(T) = detection sensitivity which depends on temperature
Pin = RF input power level
For temperature compensation it is necessary to eliminate Ibias(T). This can be done by
using the two diode configuration.
The current through the second diode is
(Gl-5)
Temperature compensation of the offset term is obtained if the bias current through each
diode is made equal. Both diodes must be biased making use of the same biasing network
previously described.
As previously stated, the currentthrough each diode is given by
Idiodel = Ibiosl (T) + K(T)P;n
I diode2= I bias2(T)
(Gl-6)
The key idea is to bring together the responses of the detected voltage for different
temperatures at low RF input signal power levels, where errors mainly occur. This can be
done by slightly modifying the biasing parameters for the offset cancellation diode.
For a given low input power level (Pinlow), and for the range of working temperatures
[Tmax,Tmin] the detected current at the limits of the temperature range is given in each
case by
Idet (Tmin) = Ibiasl (Tmin) +xit.; )P;nlow - Ibias2 (Tmin)
Idel (Tmax) = Ibiasl (Tmax) + K(Tmax )P;nlow - Ibias2 (Tmax)
(Gl-7)
It would be desirable to have
[GI-S)
so that no errors appear at Pinlow.The condition of eq G 1-8 may be accomplished by
modifying Ibiasof the diodes used in the design.
When different biasing is used for each diode the output current is given by
t.; (T) = K(T)P;n + Ibiasl (T) - Ibias2 (T)
= K(T)P;n +MblUs(T)
(GI- 9)
For low RF input signal power levels tlIbias(T) compensates the K(T) variations due to
temperature drifts. For larger power levels, the term K(T)Pin is much greater than tlIbias(T)
and therefore compensation cannot occur.
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